E·XFL

NXP USA Inc. - MCF51JU128VLH Datasheet



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	Coldfire V1
Core Size	32-Bit Single-Core
Speed	50MHz
Connectivity	EBI/EMI, I ² C, SPI, UART/USART, USB OTG
Peripherals	DMA, I ² S, LVD, POR, PWM, WDT
Number of I/O	48
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	1.71V ~ 3.6V
Data Converters	A/D 17x12b; D/A 1x12b
Oscillator Type	External
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mcf51ju128vlh

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1 Ordering parts

1.1 Determining valid orderable parts

Valid orderable part numbers are provided on the web. To determine the orderable part numbers for this device:

- 1. Go to http://www.freescale.com.
- 2. Perform a part number search for the following partial device numbers: PCF51JU and MCF51JU.

2 Part identification

2.1 Description

Part numbers for the chip have fields that identify the specific part. You can use the values of these fields to determine the specific part you have received.

2.2 Format

Part numbers for this device have the following format:

Q CCCC DD MMM T PP

2.3 Fields

This table lists the possible values for each field in the part number (not all combinations are valid):

Field	Description	Values
Q	Qualification status	 M = Fully qualified, general market flow P = Prequalification
сссс	Core code	CF51 = ColdFire V1
DD	Device number	JF, JU, QF, QH, QM, QU

Table continues on the next page...

3.2 Definition: Operating behavior

An *operating behavior* is a specified value or range of values for a technical characteristic that are guaranteed during operation if you meet the operating requirements and any other specified conditions.

3.2.1 Example

This is an example of an operating behavior, which is guaranteed if you meet the accompanying operating requirements:

Symbol	Description	Min.	Max.	Unit
I _{WP}	Digital I/O weak pullup/ pulldown current	10	130	μΑ

3.3 Definition: Attribute

An *attribute* is a specified value or range of values for a technical characteristic that are guaranteed, regardless of whether you meet the operating requirements.

3.3.1 Example

This is an example of an attribute:

Symbol	Description	Min.	Max.	Unit
CIN_D	Input capacitance: digital pins		7	pF

3.4 Definition: Rating

A *rating* is a minimum or maximum value of a technical characteristic that, if exceeded, may cause permanent chip failure:

- Operating ratings apply during operation of the chip.
- *Handling ratings* apply when the chip is not powered.

5.3.1 General Switching Specifications


These general purpose specifications apply to all signals configured for EGPIO, MTIM, CMT, PDB, IRQ, and I²C signals. The conditions are 50 pf load, $V_{DD} = 1.71$ V to 3.6 V, and full temperature range. The GPIO are set for high drive, no slew rate control, and no input filter, digital or analog, unless otherwise specified.

Symbol	Description	Min.	Max.	Unit
G1	Bus clock from CLK_OUT pin high to GPIO output valid	—	32	ns
G2	Bus clock from CLK_OUT pin high to GPIO output invalid (output hold)	1	—	ns
G3	GPIO input valid to bus clock high	28	—	ns
G4	Bus clock from CLK_OUT pin high to GPIO input invalid	—	4	ns
	GPIO pin interrupt pulse width (digital glitch filter disabled) Synchronous path ¹	1.5	-	Bus clock cycles
	GPIO pin interrupt pulse width (digital glitch filter disabled, analog filter enabled) Asynchronous path ²	100	_	ns
	GPIO pin interrupt pulse width (digital glitch filter disabled, analog filter disabled)	50		ns
	Asynchronous path ²			
	External reset pulse width (digital glitch filter disabled)	100	_	ns
	Mode select (MS) hold time after reset deassertion	2	_	Bus clock cycles

Table 9. EGPIO General Control Timing

1. The greater synchronous and asynchronous timing must be met.

2. This is the shortest pulse that is guaranteed to be recognized.





Symbol	Description	Min.	Тур.	Max.	Unit	Notes
t _{ersscr}	Erase Flash Sector execution time		14	114	ms	2
	Program Section execution time					
t _{pgmsec512}	• 512 B flash	_	4.7	_	ms	
t _{pgmsec1k}	• 1 KB flash	_	9.3	_	ms	
t _{rd1all}	Read 1s All Blocks execution time			1.8	ms	
t _{rdonce}	Read Once execution time	_	—	25	μs	1
t _{pgmonce}	Program Once execution time	_	65		μs	
t _{ersall}	Erase All Blocks execution time	_	275	2350	ms	2
t _{vfykey}	Verify Backdoor Access Key execution time	_		30	μs	1
	Program Partition for EEPROM execution time					
t _{pgmpart32k}	• 32 KB FlexNVM	_	70	_	ms	
	Set FlexRAM Function execution time:					
t _{setramff}	Control Code 0xFF	_	50	_	μs	
t _{setram8k}	8 KB EEPROM backup	_	0.3	0.5	ms	
t _{setram32k}	32 KB EEPROM backup	_	0.7	1.0	ms	
	Byte-write to FlexRAM	for EEPROM	l operation			
t _{eewr8bers}	Byte-write to erased FlexRAM location execution time	_	175	260	μs	3
	Byte-write to FlexRAM execution time:					
t _{eewr8b8k}	8 KB EEPROM backup	_	340	1700	μs	
t _{eewr8b16k}	16 KB EEPROM backup		385	1800	μs	
t _{eewr8b32k}	32 KB EEPROM backup	—	475	2000	μs	
	Word-write to FlexRAM	for EEPRON	I operation			
t _{eewr16bers}	Word-write to erased FlexRAM location execution time	_	175	260	μs	
	Word-write to FlexRAM execution time:					
t _{eewr16b8k}	8 KB EEPROM backup	_	340	1700	μs	
t _{eewr16b16k}	16 KB EEPROM backup	—	385	1800	μs	
t _{eewr16b32k}	32 KB EEPROM backup	—	475	2000	μs	
	Longword-write to FlexRA	M for EEPR	OM operation	<u>.</u> ו	I	1
t _{eewr32bers}	Longword-write to erased FlexRAM location execution time	_	360	540	μs	

Table 17. Flash command timing specifications (continued)

Table continues on the next page ...

Symbol	Description	Min.	Typ. ¹	Max.	Unit	Notes
	Write endurance					4
n _{nvmwree16}	EEPROM backup to FlexRAM ratio = 16	35 K	175 K	—	writes	
n _{nvmwree128}	 EEPROM backup to FlexRAM ratio = 128 	315 K	1.6 M	—	writes	
n _{nvmwree512}	 EEPROM backup to FlexRAM ratio = 512 	1.27 M	6.4 M	—	writes	
n _{nvmwree4k}	 EEPROM backup to FlexRAM ratio = 4096 	10 M	50 M	—	writes	
n _{nvmwree8k}	• EEPROM backup to FlexRAM ratio = 8192	20 M	100 M	_	writes	

Table 19. NVM reliability specifications (continued)

1. Typical data retention values are based on measured response accelerated at high temperature and derated to a constant 25°C use profile. Engineering Bulletin EB618 does not apply to this technology.

2. Data retention is based on $T_{javg} = 55^{\circ}C$ (temperature profile over the lifetime of the application).

3. Cycling endurance represents number of program/erase cycles at -40°C \leq T_j \leq 125°C.

4. Write endurance represents the number of writes to each FlexRAM location at -40°C ≤Tj ≤ 125°C influenced by the cycling endurance of the FlexNVM (same value as data flash) and the allocated EEPROM backup. Minimum and typical values assume all byte-writes to FlexRAM.

6.4.1.5 Write endurance to FlexRAM for EEPROM

When the FlexNVM partition code is not set to full data flash, the EEPROM data set size can be set to any of several non-zero values.

The bytes not assigned to data flash via the FlexNVM partition code are used by the FTFL to obtain an effective endurance increase for the EEPROM data. The built-in EEPROM record management system raises the number of program/erase cycles that can be attained prior to device wear-out by cycling the EEPROM data through a larger EEPROM NVM storage space.

While different partitions of the FlexNVM are available, the intention is that a single choice for the FlexNVM partition code and EEPROM data set size is used throughout the entire lifetime of a given application. The EEPROM endurance equation and graph shown below assume that only one configuration is ever used.

Writes_FlexRAM =
$$\frac{\text{EEPROM} - 2 \times \text{EEESIZE}}{\text{EEESIZE}} \times \text{Write_efficiency} \times n_{\text{nvmcycd}}$$

where

- Writes_FlexRAM minimum number of writes to each FlexRAM location
- EEPROM allocated FlexNVM based on DEPART; entered with Program Partition command
- EEESIZE allocated FlexRAM based on DEPART; entered with Program Partition command
- Write_efficiency —




Figure 7. Mini-FlexBus read timing diagram

6.6 Analog

6.6.1 ADC electrical specifications

All ADC channels meet the 12-bit single-ended accuracy specifications.

Symbol	Description	Conditions	Min.	Typ. ¹	Max.	Unit	Notes			
V _{DDA}	Supply voltage	Absolute	1.71	_	3.6	V				
ΔV_{DDA}	Supply voltage	Delta to V _{DD} (V _{DD} - V _{DDA})	-100	0	+100	mV	2			
ΔV_{SSA}	Ground voltage	Delta to V _{SS} (V _{SS} - V _{SSA})	-100	0	+100	mV	2			
V _{REFH}	ADC reference voltage high		1.13	V_{DDA}	V _{DDA}	V				
V _{REFL}	Reference voltage low		V _{SSA}	V _{SSA}	V _{SSA}	V				
V _{ADIN}	Input voltage		V _{REFL}	_	V _{REFH}	V				
C _{ADIN}	Input capacitance	8/10/12 bit modes	_	4	5	pF				
R _{ADIN}	Input resistance		_	2	5	kΩ				
R _{AS}	Analog source resistance	12 bit modes f _{ADCK} < 4MHz		_	5	kΩ	3			
f _{ADCK}	ADC conversion clock frequency	≤ 12 bit modes	1.0	_	18.0	MHz	4			
C _{rate}	ADC conversion	≤ 12 bit modes					5			
	rate	No ADC hardware averaging	20.000	—	818.330	Ksps				
		Continuous conversions enabled, subsequent conversion time								

6.6.1.1 12-bit ADC operating conditions Table 22. 12-bit ADC operating conditions

1. Typical values assume V_{DDA} = 3.0 V, Temp = 25°C, f_{ADCK} = 1.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.

2. DC potential difference.

3. This resistance is external to MCU. The analog source resistance should be kept as low as possible in order to achieve the best results. The results in this datasheet were derived from a system which has <8 Ω analog source resistance. The R_{AS}/ C_{AS} time constant should be kept to <1ns.

4. To use the maximum ADC conversion clock frequency, the ADHSC bit should be set and the ADLPC bit should be clear.




Figure 10. Typical hysteresis vs. Vin level (VDD=3.3V, PMODE=0)

6.6.3.2 12-bit DAC operating behaviors Table 26. 12-bit DAC operating behaviors

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
I _{DDA_DACL} P	Supply current — low-power mode	_	-	450	μΑ	
I _{DDA_DAC} HP	Supply current — high-speed mode	_	—	1000	μΑ	
t _{DACLP}	Full-scale settling time (0x080 to 0xF7F) — low-power mode		100	200	μs	1
t _{DACHP}	Full-scale settling time (0x080 to 0xF7F) — high-power mode	_	15	30	μs	1
t _{CCDACLP}	Code-to-code settling time (0xBF8 to 0xC08) — low-power mode and high-speed mode	_	0.7	1	μs	1
V _{dacoutl}	DAC output voltage range low — high- speed mode, no load, DAC set to 0x000	_	—	100	mV	
V _{dacouth}	DAC output voltage range high — high- speed mode, no load, DAC set to 0xFFF	V _{DACR} -100	—	V _{DACR}	mV	
INL	Integral non-linearity error — high speed mode		—	±8	LSB	2
DNL	Differential non-linearity error — V _{DACR} > 2 V	—	—	±1	LSB	3
DNL	Differential non-linearity error — V _{DACR} = VREF_OUT	_	—	±1	LSB	4
VOFFSET	Offset error	_	±0.4	±0.8	%FSR	5
E _G	Gain error	_	±0.1	±0.6	%FSR	5
PSRR	Power supply rejection ratio, $V_{DDA} > = 2.4 \text{ V}$	60		90	dB	
T _{CO}	Temperature coefficient offset voltage	_	3.7	_	μV/C	6
T _{GE}	Temperature coefficient gain error	_	0.000421	_	%FSR/C	
Rop	Output resistance load = $3 \text{ k}\Omega$	_	_	250	Ω	
SR	Slew rate -80h→ F7Fh→ 80h				V/µs	
	 High power (SP_{HP}) 	1.2	1.7	_		
	 Low power (SP_{LP}) 	0.05	0.12	—		
СТ	Channel to channel cross talk			-80	dB	
BW	3dB bandwidth				kHz	
	 High power (SP_{HP}) 	550	_	_		
	 Low power (SP_{LP}) 	40	-	—		

1. Settling within ± 1 LSB

2. The INL is measured for 0+100mV to $V_{\text{DACR}}\text{--}100 \text{ mV}$

3. The DNL is measured for 0+100 mV to $V_{\text{DACR}}\text{--}100 \text{ mV}$

4. The DNL is measured for 0+100mV to $V_{DACR}\mbox{--}100$ mV with $V_{DDA}\mbox{-}2.4V$

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V _{out}	Voltage reference output with factory trim at nominal V_{DDA} and temperature=25C	1.1965	1.2	1.2027	V	
V _{out}	Voltage reference output with— factory trim	1.1584	_	1.2376	V	
V _{out}	Voltage reference output — user trim	1.198	_	1.202	V	
V _{step}	Voltage reference trim step	_	0.5	_	mV	
V _{tdrift}	Temperature drift (Vmax -Vmin across the full temperature range)	_	_	80	mV	
I _{bg}	Bandgap only (MODE_LV = 00) current	_	_	80	μA	
I _{tr}	Tight-regulation buffer (MODE_LV =10) current	_	—	1.1	mA	
ΔV_{LOAD}	Load regulation (MODE_LV = 10)				mV	1
	• current = + 1.0 mA	—	2	—		
	• current = - 1.0 mA	—	5	—		
T _{stup}	Buffer startup time	_		100	μs	
V _{vdrift}	Voltage drift (Vmax -Vmin across the full voltage range) (MODE_LV = 10, REGEN = 1)		2	_	mV	

Table 28. VREF full-range operating behaviors

1. Load regulation voltage is the difference between the VREF_OUT voltage with no load vs. voltage with defined load

Table 29. VREF limited-range operating requirements

Sy	ymbol	Description	Min.	Max.	Unit	Notes
	T _A	Temperature	0	50	°C	

Table 30. VREF limited-range operating behaviors

Symbol	Description	Min.	Max.	Unit	Notes
V _{out}	Voltage reference output with factory trim	1.173	1.225	V	

6.7 Timers

See General Switching Specifications.

6.8 Communication interfaces

6.8.1 USB electrical specifications

The USB electricals for the USB On-the-Go module conform to the standards documented by the Universal Serial Bus Implementers Forum. For the most up-to-date standards, visit http://www.usb.org.

6.8.2 USB DCD electrical specifications

Table 31. USB DCD electrical specifications

Symbol	Description	Min.	Тур.	Max.	Unit
V _{DP_SRC}	USB_DP source voltage (up to 250 μ A)	0.5	—	0.7	V
V _{LGC}	Threshold voltage for logic high	0.8	—	2.0	V
I _{DP_SRC}	USB_DP source current	7	10	13	μA
I _{DM_SINK}	USB_DM sink current	50	100	150	μA
R _{DM_DWN}	D- pulldown resistance for data pin contact detect	14.25	_	24.8	kΩ
V _{DAT_REF}	Data detect voltage	0.25	0.33	0.4	V

6.8.3 USB VREG electrical specifications

Table 32. USB VREG electrical specifications


Symbol	Description	Min.	Typ. ¹	Max.	Unit	Notes
VREGIN	Input supply voltage	2.7	—	5.5	V	
I _{DDon}	Quiescent current — Run mode, load current equal zero, input supply (VREGIN) > 3.6 V	_	120	186	μA	
I _{DDstby}	Quiescent current — Standby mode, load current equal zero	_	1.1	1.54	μA	
I _{DDoff}	 Quiescent current — Shutdown mode VREGIN = 5.0 V and temperature=25C Across operating voltage and temperature 	_	650 —	 4	nA μA	
I _{LOADrun}	Maximum load current — Run mode	—	—	120	mA	
I _{LOADstby}	Maximum load current — Standby mode	_	_	1	mA	

Table continues on the next page...

Communication interfaces

Num.	Symbol	Description	Min.	Max.	Unit	Comment
6	t _{SU}	Data setup time (inputs)	21	_	ns	—
7	t _{HI}	Data hold time (inputs)	0		ns	—
8	t _v	Data valid (after SPSCK edge)	—	25	ns	—
9	t _{HO}	Data hold time (outputs)	0	_	ns	—
10	t _{RI}	Rise time input	—	t _{BUS} - 25	ns	—
	t _{FI}	Fall time input				
11	t _{RO}	Rise time output	-	25	ns	—
	t _{FO}	Fall time output				






1. If configured as an output.

2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

Figure 14. SPI master mode timing (CPHA=0)

Communication interfaces



1.If configured as output

2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

Figure 15. SPI master mode timing (CPHA=1)

Num.	Symbol	Description	Min.	Max.	Unit	Comment
1	f _{op}	Frequency of operation	0	f _{BUS} /4	Hz	f _{BUS} is the bus clock as defined in Table 8.
2	t _{SPSCK}	SPSCK period	4 x t _{BUS}	—	ns	t _{BUS} = 1/ f _{BUS}
3	t _{Lead}	Enable lead time	1	_	t _{BUS}	—
4	t _{Lag}	Enable lag time	1	_	t _{BUS}	—
5	t _{WSPSCK}	Clock (SPSCK) high or low time	t _{BUS} - 30	_	ns	—
6	t _{SU}	Data setup time (inputs)	19.5	_	ns	_
7	t _{HI}	Data hold time (inputs)	0	_	ns	_
8	ta	Slave access time	_	t _{BUS}	ns	Time to data active from high- impedanc e state
9	t _{dis}	Slave MISO disable time	_	t _{BUS}	ns	Hold time to high- impedanc e state
10	t _v	Data valid (after SPSCK edge)	—	27	ns	—
11	t _{HO}	Data hold time (outputs)	0	_	ns	—


Table 34. SPI slave mode timing

Table continues on the next page...

Communication interfaces


Num.	Symbol	Description	Min.	Max.	Unit	Comment
12	t _{RI}	Rise time input	_	t _{BUS} - 25	ns	—
	t _{FI}	Fall time input				
13	t _{RO}	Rise time output	_	25	ns	—
	t _{FO}	Fall time output				

Table 34. SPI slave mode timing (continued)



NOTE: Not defined!





NOTE: Not defined!



8 Pinout

8.1 Signal Multiplexing and Pin Assignments

The following table shows the signals available on each pin and the locations of these pins on the devices supported by this document. The Port Mux Control module is responsible for selecting which ALT functionality is available on each pin.

NOTE

• On PTB0, EZP_MS_b is active only during reset. Refer to the detailed boot description.

64- pin	48- pin	44- pin	32- pin	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	EzPort
1			-	VDD	VDD								
2	_	_	_	VSS	VSS								
3	_	_	_	Disabled	Disabled	PTC6	UART0_TX	I2C0_SCL	RGPIO6	SPI1_MOSI	FBa_AD11		
4	_	_	_	Disabled	Disabled	PTC7	UART0_RX	I2C0_SDA	RGPI07	SPI1_MISO	FBa_AD12		
5	1	_	_	Disabled	Disabled	PTD0	UART0_CT S_b	I2C1_SDA	RGPIO8	SPI1_SCLK	FBa_AD13	12S0_MCLK / 12S0_CLKIN	
6	2	_	-	Disabled	Disabled	PTD1	UART0_RT S_b	I2C1_SCL	RGPIO9	SPI1_SS	FBa_AD14	I2S0_RX_B CLK	
7	3	1	1	Disabled	Disabled	PTA0		I2C2_SCL	FTM1_CH0	SPI0_SS	FBa_AD15	I2S0_RX_F S	
8	4	2	2	Disabled	Disabled	PTA1		I2C2_SDA	FTM1_CH1		FBa_AD16	I2S0_RXD	
9	5	3	3	Disabled	Disabled	PTA2	UART1_TX		FTM1_CH2	SPI1_SS			
10	6	4	4	Disabled	Disabled	PTA3	UART1_RX		FTM1_CH3	SPI1_SCLK		I2S0_TX_B CLK	EZP_CLK
11	7	5	5	ADC0_SE2	ADC0_SE2	PTA4	UART1_CT S_b	I2C2_SCL	FTM1_CH4	SPI1_MISO		I2S0_TX_F S	EZP_DI
12	8	6	6	ADC0_SE3	ADC0_SE3	PTA5	UART1_RT S_b	I2C2_SDA	FTM1_CH5	SPI1_MOSI	CLKOUT	I2S0_TXD	EZP_DO
13	9	7	7	VDDA	VDDA								
14	10	8	_	VREFH	VREFH								
15	11	9	_	VREF_OUT	VREF_OUT								
16	12	10	—	VREFL	VREFL								
17	13	11	8	VSSA	VSSA								
18	14	12	9	DAC0_OUT	DAC0_OUT								
19	15	13	10	VREGIN	VREGIN								
20	16	14	11	VOUT33	VOUT33								
21	17	15	12	USB0_DM	USB0_DM								

• PTC1 is open drain.

Pinout

64- pin	48- pin	44- pin	32- pin	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	EzPort
22	18	16	13	USB0_DP	USB0_DP								
23	19	17	14	VSS	VSS								
24	20	18	_	VDD	VDD								
25	21	19	15	ADC0_SE8/ TSI0_CH0	ADC0_SE8/ TSI0_CH0	PTA6		LPTMR_AL T1	FTM_FLT1	FBa_D7	FBa_AD17		
26	_	—	—	ADC0_SE9/ TSI0_CH1	ADC0_SE9/ TSI0_CH1	PTD2	FTM0_QD_ PHA	RGPIO10	FTM0_CH0				
27	22	20	—	ADC0_SE1 0/TSI0_CH2	ADC0_SE1 0/TSI0_CH2	PTD3	FTM0_QD_ PHB	RGPI011	FTM0_CH1	FBa_D6	FBa_AD0		
28	_	_	—	ADC0_SE1 1/TSI0_CH3	ADC0_SE1 1/TSI0_CH3	PTD4		RGPIO12			FBa_D7		
29	_	_	_	ADC0_SE1 2/TSI0_CH4	ADC0_SE1 2/TSI0_CH4	PTD5		RGPIO13			FBa_D6		
30	23	21	16	ADC0_SE1 3/TSI0_CH5	ADC0_SE1 3/TSI0_CH5	PTA7	UART0_TX		FTM0_QD_ PHA		FBa_D5		
31	24	22	_	ADC0_SE1 4/TSI0_CH6	ADC0_SE1 4/TSI0_CH6	PTD6	UART0_RX	RGPIO14			FBa_D4		
32	_	_	_	ADC0_SE1 5/TSI0_CH7	ADC0_SE1 5/TSI0_CH7	PTD7	UART0_CT S_b	I2C3_SCL	RGPIO15		FBa_D3		
33	_	—	—	TSI0_CH8	TSI0_CH8	PTE0	UART0_RT S_b	I2C3_SDA			FBa_D2		
34	—	—	—	TSI0_CH9	TSI0_CH9	PTE1	SPI0_SS		FTM_FLT0		FBa_D1		
35	25	23	17	IRQ/ EZP_MS_b	Disabled	PTB0		I2C0_SCL		IRQ/ EZP_MS_b			EZP_CS_b
36	26	24	18	TSI0_CH10	TSI0_CH10	PTB1	SPI0_SCLK	I2C0_SDA	FTM_FLT2	LPTMR_AL T2	FTM0_QD_ PHB	FB_CLKOU T	
37	_	—	—	TSI0_CH11	TSI0_CH11	PTE2		I2C3_SCL			FBa_D0		
38	_	_	_	ADC0_SE1 6/ TSI0_CH12	ADC0_SE1 6/ TSI0_CH12	PTE3	SPI0_MOSI	I2C3_SDA			FBa_OE_b		
39	27	25	19	ADC0_SE1 7/ TSI0_CH13	ADC0_SE1 7/ TSI0_CH13	PTB2	SPI0_MISO				FBa_CS0_b		
40	28	26	20	ADC0_SE1 8/ TSI0_CH14	ADC0_SE1 8/ TSI0_CH14	PTB3	SPI0_MOSI			FBa_CS1_b	FBa_ALE		
41	29	—	—	ADC0_SE1 9/ TSI0_CH15	ADC0_SE1 9/ TSI0_CH15	PTE4	UART0_RT S_b	LPTMR_AL T3	SPI1_SS		FBa_AD1		
42	30	—	—	ADC0_SE2 0	ADC0_SE2 0	PTE5	UART0_CT S_b	I2C1_SCL	SPI1_SCLK		FBa_AD2		
43	_	_	_	ADC0_SE2 1	ADC0_SE2 1	PTE6	UART0_RX	I2C1_SDA	SPI1_MISO		FBa_AD3		
44	31	27		ADC0_SE2 2	ADC0_SE2 2	PTE7	UART0_TX	PDB0_EXT RG	SPI1_MOSI	FBa_RW_b	FBa_AD4		
45	32	28	21	BKGD/MS	Disabled	PTB4	BKGD/MS						
46	33	29	22	XTAL2	XTAL2	PTB5							




Figure 20. 64-pin LQFP

Pinout

64-pin	48-pin	44-pin	32-pin	Port	Module signal(s)
48	35	31	24		VDD
2					VSS
23	19	17	14		VSS
49	36	32	25		VSS
		S	/stem		
45	32	28	21	PTB4	BKGD/MS
12	8	6	6	PTA5	CLKOUT
62	46	42	30	PTC3	CLKOUT
10	6	4	4	PTA3	EZP_CLK
11	7	5	5	PTA4	EZP_DI
12	8	6	6	PTA5	EZP_DO
35	25	23	17	PTB0	IRQ/EZP_MS_b, EZP_CS_b
52	39	35	28	PTC1	RESET_b
		(osc		
50	37	33	26	PTB7	EXTAL1
47	34	30	23	PTB6	EXTAL2
51	38	34	27	PTC0	XTAL1
46	33	29	22	PTB5	XTAL2
		L	LWU		
4				PTC7	LLWU_P0
6	2			PTD1	LLWU_P1
12	8	6	6	PTA5	LLWU_P2
30	23	21	16	PTA7	LLWU_P3
32				PTD7	LLWU_P4
35	25	23	17	PTB0	LLWU_P5
36	26	24	18	PTB1	LLWU_P6
39	27	25	19	PTB2	LLWU_P7
44	31	27		PTE7	LLWU_P8
45	32	28	21	PTB4	LLWU_P9
55				PTF2	LLWU_P10
56	40	36		PTF3	LLWU_P11
57	41	37	29	PTC2	LLWU_P12
59	43	39		PTF5	LLWU_P13
62	46	42	30	PTC3	LLWU_P14

 Table 38.
 Module signals by GPIO port and pin (continued)

Table continues on the next page...

64-pin	48-pin	44-pin	32-pin	Port	Module signal(s)
38				PTE3	ADC0_SE16
39	27	25	19	PTB2	ADC0_SE17
40	28	26	20	PTB3	ADC0_SE18
41	29			PTE4	ADC0_SE19
42	30			PTE5	ADC0_SE20
43				PTE6	ADC0_SE21
44	31	27		PTE7	ADC0_SE22
13	9	7	7		VDDA
14	10	8			VREFH
16	12	10			VREFL
17	13	11	8		VSSA
		D	AC0		
18	14	12	9		DAC0_OUT
		V	REF	-	
15	11	9			VREF_OUT
		С	MP0		
53				PTF0	CMP0_IN0
55				PTF2	CMP0_IN1
56	40	36		PTF3	CMP0_IN2
57	41	37	29	PTC2	CMP0_IN3
54				PTF1	CMP0_OUT
		C	MT		
64	48	44	32	PTC5	CMT_IRO
		l:	2S0		
5	1			PTD0	I2S0_MCLK/ I2S0_CLKIN
62	46	42	30	PTC3	I2S0_MCLK/ I2S0_CLKIN
6	2			PTD1	I2S0_RX_BCLK
61	45	41		PTF7	I2S0_RX_BCLK
7	3	1	1	PTA0	I2S0_RX_FS
60	44	40		PTF6	I2S0_RX_FS
8	4	2	2	PTA1	I2S0_RXD
59	43	39		PTF5	I2S0_RXD
10	6	4	4	PTA3	I2S0_TX_BCLK
58	42	38		PTF4	I2S0_TX_BCLK

 Table 38.
 Module signals by GPIO port and pin (continued)

Table continues on the next page ...

How to Reach Us:

Home Page: www.freescale.com

Web Support: http://www.freescale.com/support

USA/Europe or Locations Not Listed:

Freescale Semiconductor Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 +1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor China Ltd. Exchange Building 23F No. 118 Jianguo Road Chaoyang District Beijing 100022 China +86 10 5879 8000 support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center 1-800-441-2447 or +1-303-675-2140 Fax: +1-303-675-2150 LDCForFreescaleSemiconductor@hibbertgroup.com Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductors products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claims alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics as their non-RoHS-complaint and/or non-Pb-free counterparts. For further information, see http://www.freescale.com or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to http://www.freescale.com/epp.

 $\label{eq:rescale} Freescale TM and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.$

© 2010–2012 Freescale Semiconductor, Inc.



Document Number: MCF51JU128 Rev. 4, 01/2012