

Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Obsolete
Core Processor	Coldfire V1
Core Size	32-Bit Single-Core
Speed	50MHz
Connectivity	EBI/EMI, I <sup>2</sup> C, SPI, UART/USART, USB OTG
Peripherals	DMA, I <sup>2</sup> S, LVD, POR, PWM
Number of I/O	31
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	1.71V ~ 3.6V
Data Converters	A/D 9x12b; D/A 1x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	44-VFLGA Exposed Pad
Supplier Device Package	44-MAPLGA (5x5)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/pcf51ju128vhs">https://www.e-xfl.com/product-detail/nxp-semiconductors/pcf51ju128vhs</a>

## Terminology and guidelines

Field	Description	Values
MMM	Memory size (program flash memory) <sup>1</sup>	<ul style="list-style-type: none"><li>• 32 = 32 KB</li><li>• 64 = 64 KB</li><li>• 128 = 128 KB</li></ul>
T	Temperature range, ambient (°C)	V = -40 to 105
PP	Package identifier	<ul style="list-style-type: none"><li>• FM = 32 QFN (5 mm x 5 mm)</li><li>• HS = 44 Laminate QFN (5 mm x 5 mm)</li><li>• LF = 48 LQFP (7 mm x 7 mm)</li><li>• LH = 64 LQFP (10 mm x 10 mm)</li></ul>

1. All parts also have FlexNVM, FlexRAM, and RAM.

## 2.4 Example

This is an example part number:

MCF51JU128VLH

## 3 Terminology and guidelines

### 3.1 Definition: Operating requirement

An *operating requirement* is a specified value or range of values for a technical characteristic that you must guarantee during operation to avoid incorrect operation and possibly decreasing the useful life of the chip.

#### 3.1.1 Example

This is an example of an operating requirement, which you must meet for the accompanying operating behaviors to be guaranteed:

Symbol	Description	Min.	Max.	Unit
V <sub>DD</sub>	1.0 V core supply voltage	0.9	1.1	V

## Nonswitching electrical specifications

Symbol	Description	Value	Unit
V <sub>DD</sub>	3.3 V supply voltage	3.3	V


## 5.2 Nonswitching electrical specifications

### 5.2.1 Voltage and Current Operating Requirements


Table 1. Voltage and current operating requirements

Symbol	Description	Min.	Max.	Unit	Notes
V <sub>DD</sub>	Supply voltage	1.71	3.6	V	
V <sub>DDA</sub>	Analog supply voltage	1.71	3.6	V	
V <sub>DD</sub> – V <sub>DDA</sub>	V <sub>DD</sub> -to-V <sub>DDA</sub> differential voltage	–0.1	0.1	V	
V <sub>SS</sub> – V <sub>SSA</sub>	V <sub>SS</sub> -to-V <sub>SSA</sub> differential voltage	–0.1	0.1	V	
V <sub>IH</sub>	Input high voltage				
	• 2.7 V ≤ V <sub>DD</sub> ≤ 3.6 V	0.7 × V <sub>DD</sub>	—	V	1
	• 1.7 V ≤ V <sub>DD</sub> ≤ 2.7 V	0.75 × V <sub>DD</sub>	—	V	
V <sub>IL</sub>	Input low voltage				
	• 2.7 V ≤ V <sub>DD</sub> ≤ 3.6 V	—	0.35 × V <sub>DD</sub>	V	2
	• 1.7 V ≤ V <sub>DD</sub> ≤ 2.7 V	—	0.3 × V <sub>DD</sub>	V	
I <sub>IC</sub>	DC injection current — single pin				
	• V <sub>IN</sub> > V <sub>DD</sub>	0	2	mA	3
	• V <sub>IN</sub> < V <sub>SS</sub>	0	–0.2	mA	
	DC injection current — total MCU limit, includes sum of all stressed pins				
	• V <sub>IN</sub> > V <sub>DD</sub>	0	25	mA	3
	• V <sub>IN</sub> < V <sub>SS</sub>	0	–5	mA	
V <sub>RAM</sub>	V <sub>DD</sub> voltage required to retain RAM	1.2	—	V	

1. The device always interprets an input as a 1 when the input is greater than or equal to V<sub>IH</sub> (min.) and less than or equal to V<sub>IH</sub> (max.), regardless of whether input hysteresis is turned on.
2. The device always interprets an input as a 0 when the input is less than or equal to V<sub>IL</sub> (max.) and greater than or equal to V<sub>IL</sub> (min.), regardless of whether input hysteresis is turned on.
3. All functional non-supply pins are internally clamped to V<sub>SS</sub> and V<sub>DD</sub>. Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the larger of the two values. Power supply must maintain regulation within operating V<sub>DD</sub> range during instantaneous and operating maximum current conditions. If positive injection current (V<sub>IN</sub> > V<sub>DD</sub>) is greater than IDD, the injection current may flow out of V<sub>DD</sub> and could result in external power supply going out of regulation. Ensure external V<sub>DD</sub> load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if clock rate is very low (which would reduce overall power consumption).



**Figure 1. Run mode supply current vs. core frequency**



**Figure 2. VLPR mode supply current vs. core frequency**

### 5.2.6 EMC radiated emissions operating behaviors

**Table 6. EMC radiated emissions operating behaviors**

Symbol	Description	Frequency band (MHz)	Typ.	Unit	Notes
$V_{RE1}$	Radiated emissions voltage, band 1	0.15–50	20	dB $\mu$ V	1, 2
$V_{RE2}$	Radiated emissions voltage, band 2	50–150	19		
$V_{RE3}$	Radiated emissions voltage, band 3	150–500	17		
$V_{RE4}$	Radiated emissions voltage, band 4	500–1000	16		
$V_{RE\_IEC}$	IEC level	0.15–1000	L	—	2, 3

1. Determined according to IEC Standard 61967-1, *Integrated Circuits - Measurement of Electromagnetic Emissions, 150 kHz to 1 GHz Part 1: General Conditions and Definitions*, and IEC Standard 61967-2, *Integrated Circuits - Measurement of Electromagnetic Emissions, 150 kHz to 1 GHz Part 2: Measurement of Radiated Emissions—TEM Cell and Wideband TEM Cell Method*.

## Nonswitching electrical specifications

2.  $V_{DD} = 3 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ ,  $f_{OSC} = 32 \text{ kHz}$  (crystal),  $f_{BUS} = 24 \text{ MHz}$
3. Specified according to Annex D of IEC Standard 61967-2, *Measurement of Radiated Emissions—TEM Cell and Wideband TEM Cell Method*.

## 5.2.7 Designing with radiated emissions in mind

To find application notes that provide guidance on designing your system to minimize interference from radiated emissions:

1. Go to <http://www.freescale.com>.
2. Perform a keyword search for “EMC design.”

## 5.2.8 Capacitance attributes

Table 7. Capacitance attributes

Symbol	Description	Min.	Max.	Unit
$C_{IN\_A}$	Input capacitance: analog pins	—	7	pF
$C_{IN\_D}$	Input capacitance: digital pins	—	7	pF

## 5.3 Switching electrical specifications

Table 8. Device clock specifications

Symbol	Description	Min.	Max.	Unit	Notes
Normal run mode					
$f_{SYS}$	System and core clock	—	50	MHz	
$f_{SYS\_USB}$	System and core clock when USB in operation	20	—	MHz	
$f_{BUS}$	Bus clock	—	25	MHz	
$FB\_CLK$	Mini-FlexBus clock	—	25	MHz	1
$f_{LPTMR}$	LPTMR clock	—	25	MHz	
VLPR mode					
$f_{SYS}$	System and core clock	—	2	MHz	
$f_{BUS}$	Bus clock	—	1	MHz	
$FB\_CLK$	Mini-FlexBus clock	—	1	MHz	1
$f_{LPTMR}$	LPTMR clock <sup>2</sup>	—	25	MHz	

1. When the Mini-FlexBus is enabled, its clock frequency is always the same as the bus clock frequency.
2. A maximum frequency of 25 MHz for the LPTMR in VLPR mode is possible when the LPTMR is configured for pulse counting mode and is driven externally via the LPTMR\_ALT1, LPTMR\_ALT2, or LPTMR\_ALT3 pin.

3. Proper PC board layout procedures must be followed to achieve specifications.
4. Crystal startup time is defined as the time between the oscillator being enabled and the OSCINIT bit in the MCG\_S register being set.

## 6.4 Memories and memory interfaces

### 6.4.1 Flash (FTFL) electrical specifications

This section describes the electrical characteristics of the FTFL module.

#### 6.4.1.1 Flash timing specifications — program and erase

The following specifications represent the amount of time the internal charge pumps are active and do not include command overhead.

**Table 16. NVM program/erase timing specifications**

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
$t_{hvgm4}$	Longword Program high-voltage time	—	7.5	18	μs	
$t_{hversscr}$	Sector Erase high-voltage time	—	13	113	ms	1
$t_{hversblk32k}$	Erase Block high-voltage time for 32 KB	—	52	452	ms	1
$t_{hversblk128k}$	Erase Block high-voltage time for 128 KB	—	208	1808	ms	1

1. Maximum time based on expectations at cycling end-of-life.

#### 6.4.1.2 Flash timing specifications — commands

**Table 17. Flash command timing specifications**


Symbol	Description	Min.	Typ.	Max.	Unit	Notes
$t_{rd1blk32k}$	Read 1s Block execution time <ul style="list-style-type: none"> <li>• 32 KB data flash</li> <li>• 128 KB program flash</li> </ul>	—	—	0.5	ms	
$t_{rd1blk128k}$	—	—	—	1.7	ms	
$t_{rd1sec1k}$	Read 1s Section execution time (data flash sector)	—	—	60	μs	1
$t_{pgmchk}$	Program Check execution time	—	—	45	μs	1
$t_{rdsrc}$	Read Resource execution time	—	—	30	μs	1
$t_{pgm4}$	Program Longword execution time	—	65	145	μs	
$t_{ersblk32k}$	Erase Flash Block execution time <ul style="list-style-type: none"> <li>• 32 KB data flash</li> <li>• 128 KB program flash</li> </ul>	—	55	465	ms	2
$t_{ersblk128k}$	—	—	220	1850	ms	

*Table continues on the next page...*

**Table 24. Comparator and 6-bit DAC electrical specifications (continued)**

Symbol	Description	Min.	Typ.	Max.	Unit
$V_H$	Analog comparator hysteresis <sup>1</sup> <ul style="list-style-type: none"> <li>• CR0[HYSTCTR] = 00</li> <li>• CR0[HYSTCTR] = 01</li> <li>• CR0[HYSTCTR] = 10</li> <li>• CR0[HYSTCTR] = 11</li> </ul>	—	5	—	mV
$V_{CMPOh}$	Output high	$V_{DD} - 0.5$	—	—	V
$V_{CMPOl}$	Output low	—	—	0.5	V
$t_{DHS}$	Propagation delay, high-speed mode (EN=1, PMODE=1)	20	50	200	ns
$t_{DLS}$	Propagation delay, low-speed mode (EN=1, PMODE=0)	80	250	600	ns
	Analog comparator initialization delay <sup>2</sup>	—	—	40	$\mu$ s
$I_{DAC6b}$	6-bit DAC current adder (enabled)	—	7	—	$\mu$ A
INL	6-bit DAC integral non-linearity	-0.5	—	0.5	LSB <sup>3</sup>
DNL	6-bit DAC differential non-linearity	-0.3	—	0.3	LSB

1. Typical hysteresis is measured with input voltage range limited to 0.6 to  $V_{DD}-0.6V$ .
2. Comparator initialization delay is defined as the time between software writes to change control inputs (Writes to DACEN, VRSEL, PSEL, MSEL, VOSEL) and the comparator output settling to a stable level.
3. 1 LSB =  $V_{reference}/64$

**Analog**

**Figure 10. Typical hysteresis vs. Vin level (VDD=3.3V, PMODE=0)**


### 6.6.3.2 12-bit DAC operating behaviors

Table 26. 12-bit DAC operating behaviors


Symbol	Description	Min.	Typ.	Max.	Unit	Notes
I <sub>DDA_DACL_P</sub>	Supply current — low-power mode	—	—	450	µA	
I <sub>DDA_DAC_HP</sub>	Supply current — high-speed mode	—	—	1000	µA	
t <sub>DACLP</sub>	Full-scale settling time (0x080 to 0xF7F) — low-power mode	—	100	200	µs	1
t <sub>DACHP</sub>	Full-scale settling time (0x080 to 0xF7F) — high-power mode	—	15	30	µs	1
t <sub>CCDACL_P</sub>	Code-to-code settling time (0xBF8 to 0xC08) — low-power mode and high-speed mode	—	0.7	1	µs	1
V <sub>dacoutl</sub>	DAC output voltage range low — high-speed mode, no load, DAC set to 0x000	—	—	100	mV	
V <sub>dacouth</sub>	DAC output voltage range high — high-speed mode, no load, DAC set to 0xFFFF	V <sub>DACR</sub> -100	—	V <sub>DACR</sub>	mV	
INL	Integral non-linearity error — high speed mode	—	—	±8	LSB	2
DNL	Differential non-linearity error — V <sub>DACR</sub> > 2 V	—	—	±1	LSB	3
DNL	Differential non-linearity error — V <sub>DACR</sub> = VREF_OUT	—	—	±1	LSB	4
V <sub>OFFSET</sub>	Offset error	—	±0.4	±0.8	%FSR	5
E <sub>G</sub>	Gain error	—	±0.1	±0.6	%FSR	5
PSRR	Power supply rejection ratio, V <sub>DDA</sub> >= 2.4 V	60		90	dB	
T <sub>CO</sub>	Temperature coefficient offset voltage	—	3.7	—	µV/C	6
T <sub>GE</sub>	Temperature coefficient gain error	—	0.000421	—	%FSR/C	
R <sub>op</sub>	Output resistance load = 3 kΩ	—	—	250	Ω	
SR	Slew rate -80h → F7Fh → 80h • High power (SP <sub>HP</sub> ) • Low power (SP <sub>LP</sub> )	1.2 0.05	1.7 0.12	— —	V/µs	
CT	Channel to channel cross talk	—	—	-80	dB	
BW	3dB bandwidth • High power (SP <sub>HP</sub> ) • Low power (SP <sub>LP</sub> )	550 40	— —	— —	kHz	

- Settling within ±1 LSB
- The INL is measured for 0+100mV to V<sub>DACR</sub>-100 mV
- The DNL is measured for 0+100 mV to V<sub>DACR</sub>-100 mV
- The DNL is measured for 0+100mV to V<sub>DACR</sub>-100 mV with V<sub>DDA</sub> > 2.4V

5. Calculated by a best fit curve from  $V_{SS}+100\text{ mV}$  to  $V_{DACR}-100\text{ mV}$
6. VDDA = 3.0V, reference select set for VDDA (DACx\_CO:DACRFS = 1), high power mode(DACx\_C0:LPEN = 0), DAC set to 0x800, Temp range from -40C to 105C



**Figure 12. Typical INL error vs. digital code**

**Figure 13. Offset at half scale vs. temperature**

#### 6.6.4 Voltage reference electrical specifications

**Table 27. VREF full-range operating requirements**

Symbol	Description	Min.	Max.	Unit	Notes
V <sub>DDA</sub>	Supply voltage	1.71	3.6	V	
T <sub>A</sub>	Temperature	-40	105	°C	
C <sub>L</sub>	Output load capacitance	100		nF	1

1. C<sub>L</sub> must be connected to VREF\_OUT if the VREF\_OUT functionality is being used for either an internal or external reference.

**Table 28. VREF full-range operating behaviors**

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
$V_{out}$	Voltage reference output with factory trim at nominal $V_{DDA}$ and temperature=25C	1.1965	1.2	1.2027	V	
$V_{out}$	Voltage reference output with— factory trim	1.1584	—	1.2376	V	
$V_{out}$	Voltage reference output — user trim	1.198	—	1.202	V	
$V_{step}$	Voltage reference trim step	—	0.5	—	mV	
$V_{tdrift}$	Temperature drift (Vmax -Vmin across the full temperature range)	—	—	80	mV	
$I_{bg}$	Bandgap only (MODE_LV = 00) current	—	—	80	$\mu A$	
$I_{tr}$	Tight-regulation buffer (MODE_LV =10) current	—	—	1.1	mA	
$\Delta V_{LOAD}$	Load regulation (MODE_LV = 10)				mV	1
	• current = + 1.0 mA	—	2	—		
	• current = - 1.0 mA	—	5	—		
$T_{stup}$	Buffer startup time	—	—	100	$\mu s$	
$V_{vdrift}$	Voltage drift (Vmax -Vmin across the full voltage range) (MODE_LV = 10, REGEN = 1)	—	2	—	mV	

1. Load regulation voltage is the difference between the VREF\_OUT voltage with no load vs. voltage with defined load

**Table 29. VREF limited-range operating requirements**

Symbol	Description	Min.	Max.	Unit	Notes
$T_A$	Temperature	0	50	$^{\circ}C$	

**Table 30. VREF limited-range operating behaviors**

Symbol	Description	Min.	Max.	Unit	Notes
$V_{out}$	Voltage reference output with factory trim	1.173	1.225	V	

## 6.7 Timers

See [General Switching Specifications](#).

## 6.8 Communication interfaces

### 6.8.1 USB electrical specifications

The USB electrics for the USB On-the-Go module conform to the standards documented by the Universal Serial Bus Implementers Forum. For the most up-to-date standards, visit <http://www.usb.org>.

### 6.8.2 USB DCD electrical specifications

**Table 31. USB DCD electrical specifications**

Symbol	Description	Min.	Typ.	Max.	Unit
$V_{DP\_SRC}$	USB_DP source voltage (up to 250 $\mu$ A)	0.5	—	0.7	V
$V_{LGC}$	Threshold voltage for logic high	0.8	—	2.0	V
$I_{DP\_SRC}$	USB_DP source current	7	10	13	$\mu$ A
$I_{DM\_SINK}$	USB_DM sink current	50	100	150	$\mu$ A
$R_{DM\_DWN}$	D- pulldown resistance for data pin contact detect	14.25	—	24.8	k $\Omega$
$V_{DAT\_REF}$	Data detect voltage	0.25	0.33	0.4	V

### 6.8.3 USB VREG electrical specifications

**Table 32. USB VREG electrical specifications**

Symbol	Description	Min.	Typ. <sup>1</sup>	Max.	Unit	Notes
$V_{REGIN}$	Input supply voltage	2.7	—	5.5	V	
$I_{DDon}$	Quiescent current — Run mode, load current equal zero, input supply ( $V_{REGIN}$ ) > 3.6 V	—	120	186	$\mu$ A	
$I_{DDstby}$	Quiescent current — Standby mode, load current equal zero	—	1.1	1.54	$\mu$ A	
$I_{DDoff}$	Quiescent current — Shutdown mode • $V_{REGIN} = 5.0$ V and temperature=25C • Across operating voltage and temperature	— —	650 —	— 4	nA $\mu$ A	
$I_{LOADrun}$	Maximum load current — Run mode	—	—	120	mA	
$I_{LOADstby}$	Maximum load current — Standby mode	—	—	1	mA	

*Table continues on the next page...*

## 8 Pinout

### 8.1 Signal Multiplexing and Pin Assignments

The following table shows the signals available on each pin and the locations of these pins on the devices supported by this document. The Port Mux Control module is responsible for selecting which ALT functionality is available on each pin.

#### NOTE

- On PTB0, EZP\_MS\_b is active only during reset. Refer to the detailed boot description.
- PTC1 is open drain.

64-pin	48-pin	44-pin	32-pin	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	EzPort
1	—	—	—	VDD	VDD								
2	—	—	—	VSS	VSS								
3	—	—	—	Disabled	Disabled	PTC6	UART0_TX	I2C0_SCL	GPIO6	SPI1_MOSI	FBa_AD11		
4	—	—	—	Disabled	Disabled	PTC7	UART0_RX	I2C0_SDA	GPIO7	SPI1_MISO	FBa_AD12		
5	1	—	—	Disabled	Disabled	PTD0	UART0_CT_S_b	I2C1_SDA	GPIO8	SPI1_SCLK	FBa_AD13	I2S0_MCLK / I2S0_CLKIN	
6	2	—	—	Disabled	Disabled	PTD1	UART0_RT_S_b	I2C1_SCL	GPIO9	SPI1_SS	FBa_AD14	I2S0_RX_B_CLK	
7	3	1	1	Disabled	Disabled	PTA0		I2C2_SCL	FTM1_CH0	SPI0_SS	FBa_AD15	I2S0_RX_F_S	
8	4	2	2	Disabled	Disabled	PTA1		I2C2_SDA	FTM1_CH1		FBa_AD16	I2S0_RXD	
9	5	3	3	Disabled	Disabled	PTA2	UART1_TX		FTM1_CH2	SPI1_SS			
10	6	4	4	Disabled	Disabled	PTA3	UART1_RX		FTM1_CH3	SPI1_SCLK		I2S0_TX_B_CLK	EZP_CLK
11	7	5	5	ADC0_SE2	ADC0_SE2	PTA4	UART1_CT_S_b	I2C2_SCL	FTM1_CH4	SPI1_MISO		I2S0_TX_F_S	EZP_DI
12	8	6	6	ADC0_SE3	ADC0_SE3	PTA5	UART1_RT_S_b	I2C2_SDA	FTM1_CH5	SPI1_MOSI	CLKOUT	I2S0_TxD	EZP_DO
13	9	7	7	VDDA	VDDA								
14	10	8	—	VREFH	VREFH								
15	11	9	—	VREF_OUT	VREF_OUT								
16	12	10	—	VREFL	VREFL								
17	13	11	8	VSSA	VSSA								
18	14	12	9	DAC0_OUT	DAC0_OUT								
19	15	13	10	VREGIN	VREGIN								
20	16	14	11	VOUT33	VOUT33								
21	17	15	12	USB0_DM	USB0_DM								

64-pin	48-pin	44-pin	32-pin	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	EzPort
47	34	30	23	EXTAL2	EXTAL2	PTB6							
48	35	31	24	VDD	VDD								
49	36	32	25	VSS	VSS								
50	37	33	26	EXTAL1	EXTAL1	PTB7		I2C1_SDA	TMR_CLKI_N1				
51	38	34	27	XTAL1	XTAL1	PTC0		I2C1_SCL	TMR_CLKI_N0	GPIO0			
52	39	35	28	RESET_b	Disabled	PTC1	RESET_b						
53	—	—	—	CMP0_IN0	CMP0_IN0	PTF0	SPI0_SS				FBa_AD5		
54	—	—	—	Disabled	Disabled	PTF1	SPI0_SCLK			CMP0_OUT	FBa_AD6		
55	—	—	—	CMP0_IN1	CMP0_IN1	PTF2	SPI0_MISO				FBa_AD7		
56	40	36	—	CMP0_IN2	CMP0_IN2	PTF3	SPI0_MOSI			GPIO1	FBa_AD8	I2S0_TXD	
57	41	37	29	CMP0_IN3	CMP0_IN3	PTC2	UART1_RT_S_b	SPI1_SS		GPIO2	FBa_AD18	I2S0_TX_F_S	
58	42	38	—	Disabled	Disabled	PTF4	UART1_CT_S_b	SPI1_SCLK		FBa_D3	FBa_AD19	I2S0_TX_B_CLK	
59	43	39	—	Disabled	Disabled	PTF5	UART1_RX	SPI1_MISO		FBa_D2	FBa_RW_b	I2S0_RXD	
60	44	40	—	Disabled	Disabled	PTF6	UART1_TX	SPI1_MOSI		FBa_D1	FBa_AD9	I2S0_RX_F_S	
61	45	41	—	Disabled	Disabled	PTF7	UART0_RT_S_b		SPI0_SS	FBa_D0	FBa_AD10	I2S0_RX_B_CLK	
62	46	42	30	Disabled	Disabled	PTC3	UART0_CT_S_b	GPIO3	SPI0_SCLK	CLKOUT	USB_CLKIN	I2S0_MCLK / I2S0_CLKIN	
63	47	43	31	Disabled	Disabled	PTC4	UART0_RX	GPIO4	SPI0_MISO	PDB0_EXT_RG	USB_SOF_PULSE		
64	48	44	32	Disabled	Disabled	PTC5	UART0_TX	GPIO5	SPI0_MOSI	CMT_IRO			

## 8.2 Pinout diagrams

The following diagrams show pinouts for the 64-pin, 48-pin, 44-pin, and 32-pin packages. These diagrams are representations for ease of reference. See the package drawings for mechanical details.

For each pin, the diagrams show the default function or (when disabled is the default) the ALT1 signal for a GPIO function. However, many signals may be multiplexed onto a single pin.

**Table 38. Module signals by GPIO port and pin (continued)**

64-pin	48-pin	44-pin	32-pin	Port	Module signal(s)
63	47	43	31	PTC4	LLWU_P15
GPIO					
51	38	34	27	PTC0	GPIO0
56	40	36		PTF3	GPIO1
57	41	37	29	PTC2	GPIO2
62	46	42	30	PTC3	GPIO3
63	47	43	31	PTC4	GPIO4
64	48	44	32	PTC5	GPIO5
3				PTC6	GPIO6
4				PTC7	GPIO7
5	1			PTD0	GPIO8
6	2			PTD1	GPIO9
26				PTD2	GPIO10
27	22	20		PTD3	GPIO11
28				PTD4	GPIO12
29				PTD5	GPIO13
31	24	22		PTD6	GPIO14
32				PTD7	GPIO15
LPTMR					
25	21	19	15	PTA6	LPTMR_ALT1
36	26	24	18	PTB1	LPTMR_ALT2
41	29			PTE4	LPTMR_ALT3
LPTMR-TOD					
50	37	33	26	PTB7	EXTAL1
47	34	30	23	PTB6	EXTAL2
25	21	19	15	PTA6	LPTMR_ALT1
36	26	24	18	PTB1	LPTMR_ALT2
41	29			PTE4	LPTMR_ALT3
51	38	34	27	PTC0	XTAL1
46	33	29	22	PTB5	XTAL2
PTA					
7	3	1	1	PTA0	PTA0
8	4	2	2	PTA1	PTA1
9	5	3	3	PTA2	PTA2
10	6	4	4	PTA3	PTA3

*Table continues on the next page...*

**Pinout**
**Table 38. Module signals by GPIO port and pin (continued)**

<b>64-pin</b>	<b>48-pin</b>	<b>44-pin</b>	<b>32-pin</b>	<b>Port</b>	<b>Module signal(s)</b>
11	7	5	5	PTA4	PTA4
12	8	6	6	PTA5	PTA5
25	21	19	15	PTA6	PTA6
30	23	21	16	PTA7	PTA7
<b>PTB</b>					
35	25	23	17	PTB0	PTB0
36	26	24	18	PTB1	PTB1
39	27	25	19	PTB2	PTB2
40	28	26	20	PTB3	PTB3
45	32	28	21	PTB4	PTB4
46	33	29	22	PTB5	PTB5
47	34	30	23	PTB6	PTB6
50	37	33	26	PTB7	PTB7
<b>PTC</b>					
51	38	34	27	PTC0	PTC0
52	39	35	28	PTC1	PTC1
57	41	37	29	PTC2	PTC2
62	46	42	30	PTC3	PTC3
63	47	43	31	PTC4	PTC4
64	48	44	32	PTC5	PTC5
3				PTC6	PTC6
4				PTC7	PTC7
<b>PTD</b>					
5	1			PTD0	PTD0
6	2			PTD1	PTD1
26				PTD2	PTD2
27	22	20		PTD3	PTD3
28				PTD4	PTD4
29				PTD5	PTD5
31	24	22		PTD6	PTD6
32				PTD7	PTD7
<b>PTE</b>					
33				PTE0	PTE0
34				PTE1	PTE1
38				PTE3	PTE2

*Table continues on the next page...*

**Table 38. Module signals by GPIO port and pin (continued)**

<b>64-pin</b>	<b>48-pin</b>	<b>44-pin</b>	<b>32-pin</b>	<b>Port</b>	<b>Module signal(s)</b>
39	27	25	19	PTB2	PTE3
41	29			PTE4	PTE4
42	30			PTE5	PTE5
43				PTE6	PTE6
44	31	27		PTE7	PTE7
PTF					
53				PTF0	PTF0
54				PTF1	PTF1
55				PTF2	PTF2
56	40	36		PTF3	PTF3
58	42	38		PTF4	PTF4
59	43	39		PTF5	PTF5
60	44	40		PTF6	PTF6
61	45	41		PTF7	PTF7
5 V VREG					
20	16	14	11		VOUT33
19	15	13	10		VREGIN
USB0					
63	47	43	31	PTC4	USB_SOF_PULSE
62	46	42	30	PTC3	USB_CLKIN
21	17	15	12		USB0_DM
22	18	16	13		USB0_DP
20	16	14	11		VOUT33
19	15	13	10		VREGIN
ADC0					
11	7	5	5	PTA4	ADC0_SE2
12	8	6	6	PTA5	ADC0_SE3
25	21	19	15	PTA6	ADC0_SE8
26				PTD2	ADC0_SE9
27	22	20		PTD3	ADC0_SE10
28				PTD4	ADC0_SE11
29				PTD5	ADC0_SE12
30	23	21	16	PTA7	ADC0_SE13
31	24	22		PTD6	ADC0_SE14
32				PTD7	ADC0_SE15

*Table continues on the next page...*

**Pinout**

**Table 38. Module signals by GPIO port and pin (continued)**

64-pin	48-pin	44-pin	32-pin	Port	Module signal(s)
38				PTE3	ADC0_SE16
39	27	25	19	PTB2	ADC0_SE17
40	28	26	20	PTB3	ADC0_SE18
41	29			PTE4	ADC0_SE19
42	30			PTE5	ADC0_SE20
43				PTE6	ADC0_SE21
44	31	27		PTE7	ADC0_SE22
13	9	7	7		VDDA
14	10	8			VREFH
16	12	10			VREFL
17	13	11	8		VSSA
DAC0					
18	14	12	9		DAC0_OUT
VREF					
15	11	9			VREF_OUT
CMP0					
53				PTF0	CMP0_IN0
55				PTF2	CMP0_IN1
56	40	36		PTF3	CMP0_IN2
57	41	37	29	PTC2	CMP0_IN3
54				PTF1	CMP0_OUT
CMT					
64	48	44	32	PTC5	CMT_IRO
I2S0					
5	1			PTD0	I2S0_MCLK/ I2S0_CLKIN
62	46	42	30	PTC3	I2S0_MCLK/ I2S0_CLKIN
6	2			PTD1	I2S0_RX_BCLK
61	45	41		PTF7	I2S0_RX_BCLK
7	3	1	1	PTA0	I2S0_RX_FS
60	44	40		PTF6	I2S0_RX_FS
8	4	2	2	PTA1	I2S0_RXD
59	43	39		PTF5	I2S0_RXD
10	6	4	4	PTA3	I2S0_TX_BCLK
58	42	38		PTF4	I2S0_TX_BCLK

*Table continues on the next page...*

## 9 Revision History

The following table summarizes content changes since the previous release of this document.

**Table 39. Revision History**

Rev. No.	Date	Substantial Changes
4	01/2012	Thermal operating requirements: Changed maximum $T_J$ value from 125°C to 115°C