

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Not For New Designs
Core Processor	C166SV2
Core Size	16/32-Bit
Speed	80MHz
Connectivity	CANbus, EBI/EMI, I ² C, LINbus, SPI, SSC, UART/USART, USI
Peripherals	I ² S, POR, PWM, WDT
Number of I/O	75
Program Memory Size	832KB (832K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	50K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 16x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP Exposed Pad
Supplier Device Package	PG-LQFP-100-8
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/xc2365a104f80lrabkxuma1

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Edition 2014-06 Published by Infineon Technologies AG 81726 Munich, Germany © 2014 Infineon Technologies AG All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.



Summary of Features

16/32-Bit Single-Chip Microcontroller with 32-Bit Performance

XC236xA (XC2000 Family)

1 Summary of Features

For a quick overview and easy reference, the features of the XC236xA are summarized here.

- High-performance CPU with five-stage pipeline and MPU
 - 12.5 ns instruction cycle at 80 MHz CPU clock (single-cycle execution)
 - One-cycle 32-bit addition and subtraction with 40-bit result
 - One-cycle multiplication (16 × 16 bit)
 - Background division (32 / 16 bit) in 21 cycles
 - One-cycle multiply-and-accumulate (MAC) instructions
 - Enhanced Boolean bit manipulation facilities
 - Zero-cycle jump execution
 - Additional instructions to support HLL and operating systems
 - Register-based design with multiple variable register banks
 - Fast context switching support with two additional local register banks
 - 16 Mbytes total linear address space for code and data
 - 1024 Bytes on-chip special function register area (C166 Family compatible)
 - Integrated Memory Protection Unit (MPU)
- · Interrupt system with 16 priority levels for up to 96 sources
 - Selectable external inputs for interrupt generation and wake-up
 - Fastest sample-rate 12.5 ns
- Eight-channel interrupt-driven single-cycle data transfer with Peripheral Event Controller (PEC), 24-bit pointers cover total address space
- Clock generation from internal or external clock sources, using on-chip PLL or prescaler
- Hardware CRC-Checker with Programmable Polynomial to Supervise On-Chip Memory Areas
- On-chip memory modules
 - 8 Kbytes on-chip stand-by RAM (SBRAM)
 - 2 Kbytes on-chip dual-port RAM (DPRAM)
 - Up to 16 Kbytes on-chip data SRAM (DSRAM)
 - Up to 32 Kbytes on-chip program/data SRAM (PSRAM)
 - Up to 832 Kbytes on-chip program memory (Flash memory)
 - Memory content protection through Error Correction Code (ECC)
- On-Chip Peripheral Modules
 - Multi-functional general purpose timer unit with 5 timers
 - 16-channel general purpose capture/compare unit (CAPCOM2)
 - Two capture/compare units for flexible PWM signal generation (CCU6x)



General Device Information

Table	Pin Definitions and Functions (cont'd)							
Pin	Symbol	Ctrl.	Туре	Function				
6	P7.0	O0 / I	St/B	Bit 0 of Port 7, General Purpose Input/Output				
	T3OUT	01	St/B	3PT12E Timer T3 Toggle Latch Output				
	T6OUT	O2	St/B	GPT12E Timer T6 Toggle Latch Output				
	TDO_A	OH / IH	St/B	JTAG Test Data Output / DAP1 Input/Output If DAP pos. 0 or 2 is selected during start-up, an internal pull-down device will hold this pin low when nothing is driving it.				
	ESR2_1	I	St/B	ESR2 Trigger Input 1				
7	P7.3	O0 / I	St/B	Bit 3 of Port 7, General Purpose Input/Output				
	EMUX1	01	St/B	External Analog MUX Control Output 1 (ADC1)				
	U0C1_DOUT	O2	St/B	USIC0 Channel 1 Shift Data Output				
	U0C0_DOUT	O3	St/B	USIC0 Channel 0 Shift Data Output				
	TMS_C	IH	St/B	JTAG Test Mode Selection Input If JTAG pos. C is selected during start-up, an internal pull-up device will hold this pin low when nothing is driving it.				
	U0C1_DX0F	I	St/B	USIC0 Channel 1 Shift Data Input				
8	P7.1	O0 / I	St/B	Bit 1 of Port 7, General Purpose Input/Output				
	EXTCLK	01	St/B	Programmable Clock Signal Output				
	BRKIN_C	I	St/B	OCDS Break Signal Input				
9	P7.4	O0 / I	St/B	Bit 4 of Port 7, General Purpose Input/Output				
	EMUX2	01	St/B	External Analog MUX Control Output 2 (ADC1)				
	U0C1_DOUT	O2	St/B	USIC0 Channel 1 Shift Data Output				
	U0C1_SCLK OUT	O3	St/B	USIC0 Channel 1 Shift Clock Output				
	тск_с	IH	St/B	DAP0/JTAG Clock Input If JTAG pos. C is selected during start-up, an internal pull-up device will hold this pin high when nothing is driving it. If DAP pos. 2 is selected during start-up, an internal pull-down device will hold this pin low when nothing is driving it.				
	U0C0_DX0D	I	St/B	USIC0 Channel 0 Shift Data Input				
	U0C1_DX1E	I	St/B	USIC0 Channel 1 Shift Clock Input				



General Device Information

Tabl	Fin Definitions and Functions (cont'd)							
Pin	Symbol	Ctrl.	Туре	Function				
11	P6.0	O0 / I	DA/A	Bit 0 of Port 6, General Purpose Input/Output				
	EMUX0	01	DA/A	External Analog MUX Control Output 0 (ADC0)				
	TxDC2	02	DA/A	CAN Node 2 Transmit Data Output				
	BRKOUT	O3	DA/A	OCDS Break Signal Output				
	ADCx_REQG TyG	I	DA/A	External Request Gate Input for ADC0/1				
	U1C1_DX0E	I	DA/A	USIC1 Channel 1 Shift Data Input				
12	P6.1	O0 / I	DA/A	Bit 1 of Port 6, General Purpose Input/Output				
	EMUX1	01	DA/A	External Analog MUX Control Output 1 (ADC0)				
	T3OUT	02	DA/A	GPT12E Timer T3 Toggle Latch Output				
	U1C1_DOUT	O3	DA/A	USIC1 Channel 1 Shift Data Output				
	ADCx_REQT RyE	I	DA/A	External Request Trigger Input for ADC0/1				
	RxDC2E	I	DA/A	CAN Node 2 Receive Data Input				
	ESR1_6	I	DA/A	ESR1 Trigger Input 6				
13	P6.2	O0 / I	DA/A	Bit 2 of Port 6, General Purpose Input/Output				
	EMUX2	01	DA/A	External Analog MUX Control Output 2 (ADC0)				
	T6OUT	02	DA/A	GPT12E Timer T6 Toggle Latch Output				
	U1C1_SCLK OUT	O3	DA/A	USIC1 Channel 1 Shift Clock Output				
	U1C1_DX1C	I	DA/A	USIC1 Channel 1 Shift Clock Input				
15	P15.0	I	In/A	Bit 0 of Port 15, General Purpose Input				
	ADC1_CH0	I	In/A	Analog Input Channel 0 for ADC1				
16	P15.2	I	In/A	Bit 2 of Port 15, General Purpose Input				
	ADC1_CH2	I	In/A	Analog Input Channel 2 for ADC1				
	T5INA	I	In/A	GPT12E Timer T5 Count/Gate Input				
17	P15.4	I	In/A	Bit 4 of Port 15, General Purpose Input				
	ADC1_CH4	I	In/A	Analog Input Channel 4 for ADC1				
	T6INA	I	In/A	GPT12E Timer T6 Count/Gate Input				



General Device Information

Table	able 6 Pin Definitions and Functions (cont'd)								
Pin	Symbol	Ctrl.	Туре	Function					
59	P10.0	O0 / I	St/B	Bit 0 of Port 10, General Purpose Input/Output					
	U0C1_DOUT	01	St/B	USIC0 Channel 1 Shift Data Output					
	CCU60_CC6 0	02	St/B	CCU60 Channel 0 Output					
	AD0	OH / IH	St/B	External Bus Interface Address/Data Line 0					
	CCU60_CC6 0INA	I	St/B	CCU60 Channel 0 Input					
	ESR1_2	I	St/B	ESR1 Trigger Input 2					
	U0C0_DX0A	I	St/B	USIC0 Channel 0 Shift Data Input					
	U0C1_DX0A	I	St/B	USIC0 Channel 1 Shift Data Input					
60	P10.1	O0 / I	St/B	Bit 1 of Port 10, General Purpose Input/Output					
	U0C0_DOUT	01	St/B	USIC0 Channel 0 Shift Data Output					
	CCU60_CC6 1	02	St/B	CCU60 Channel 1 Output					
	AD1	OH / IH	St/B	External Bus Interface Address/Data Line 1					
	CCU60_CC6 1INA	I	St/B	CCU60 Channel 1 Input					
	U0C0_DX1A	I	St/B	USIC0 Channel 0 Shift Clock Input					
	U0C0_DX0B	I	St/B	USIC0 Channel 0 Shift Data Input					
61	P0.3	O0 / I	St/B	Bit 3 of Port 0, General Purpose Input/Output					
	U1C0_SELO 0	01	St/B	USIC1 Channel 0 Select/Control 0 Output					
	U1C1_SELO 1	02	St/B	USIC1 Channel 1 Select/Control 1 Output					
	CCU61_COU T60	O3	St/B	CCU61 Channel 0 Output					
	A3	ОН	St/B	External Bus Interface Address Line 3					
	U1C0_DX2A	I	St/B	USIC1 Channel 0 Shift Control Input					
	RxDC0B	I	St/B	CAN Node 0 Receive Data Input					



General Device Information

Table	Fin Definitions and Functions (cont'd)						
Pin	Symbol	Ctrl.	Туре	Function			
62	P10.2	O0 / I	St/B	Bit 2 of Port 10, General Purpose Input/Output			
	U0C0_SCLK OUT	O1	St/B	USIC0 Channel 0 Shift Clock Output			
	CCU60_CC6 2	O2	St/B	CCU60 Channel 2 Output			
	AD2	OH / IH	St/B	External Bus Interface Address/Data Line 2			
	CCU60_CC6 2INA	I	St/B	CCU60 Channel 2 Input			
	U0C0_DX1B	I	St/B	USIC0 Channel 0 Shift Clock Input			
63	P0.4	O0 / I	St/B	Bit 4 of Port 0, General Purpose Input/Output			
	U1C1_SELO 0	O1	St/B	USIC1 Channel 1 Select/Control 0 Output			
	U1C0_SELO 1	O2	St/B	USIC1 Channel 0 Select/Control 1 Output			
	CCU61_COU T61	O3	St/B	CCU61 Channel 1 Output			
	A4	ОН	St/B	External Bus Interface Address Line 4			
	U1C1_DX2A	I	St/B	USIC1 Channel 1 Shift Control Input			
	RxDC1B	I	St/B	CAN Node 1 Receive Data Input			
	ESR2_8	Ι	St/B	ESR2 Trigger Input 8			
65	P2.13	O0 / I	St/B	Bit 13 of Port 2, General Purpose Input/Output			
	U2C1_SELO 2	O1	St/B	USIC2 Channel 1 Select/Control 2 Output			
	RxDC2D	I	St/B	CAN Node 2 Receive Data Input			
66	P2.10	O0 / I	St/B	Bit 10 of Port 2, General Purpose Input/Output			
	U0C1_DOUT	01	St/B	USIC0 Channel 1 Shift Data Output			
	U0C0_SELO 3	02	St/B	USIC0 Channel 0 Select/Control 3 Output			
	CC2_CC23	O3 / I	St/B	CAPCOM2 CC23IO Capture Inp./ Compare Out.			
	A23	ОН	St/B	External Bus Interface Address Line 23			
	U0C1_DX0E	I	St/B	USIC0 Channel 1 Shift Data Input			
	CAPINA	I	St/B	GPT12E Register CAPREL Capture Input			



3.4 Memory Protection Unit (MPU)

The XC236xA's Memory Protection Unit (MPU) protects user-specified memory areas from unauthorized read, write, or instruction fetch accesses. The MPU can protect the whole address space including the peripheral area. This completes establisched mechanisms such as the register security mechanism or stack overrun/underrun detection.

Four Protection Levels support flexible system programming where operating system, low level drivers, and applications run on separate levels. Each protection level permits different access restrictions for instructions and/or data.

Every access is checked (if the MPU is enabled) and an access violating the permission rules will be marked as invalid and leads to a protection trap.

A set of protection registers for each protection level specifies the address ranges and the access permissions. Applications requiring more than 4 protection levels can dynamically re-program the protection registers.

3.5 Memory Checker Module (MCHK)

The XC236xA's Memory Checker Module calculates a checksum (fractional polynomial division) on a block of data, often called Cyclic Redundancy Code (CRC). It is based on a 32-bit linear feedback shift register and may, therefore, also be used to generate pseudo-random numbers.

The Memory Checker Module is a 16-bit parallel input signature compression circuitry which enables error detection within a block of data stored in memory, registers, or communicated e.g. via serial communication lines. It reduces the probability of error masking due to repeated error patterns by calculating the signature of blocks of data.

The polynomial used for operation is configurable, so most of the commonly used polynomials may be used. Also, the block size for generating a CRC result is configurable via a local counter. An interrupt may be generated if testing the current data block reveals an error.

An autonomous CRC compare circuitry is included to enable redundant error detection, e.g. to enable higher safety integrity levels.

The Memory Checker Module provides enhanced fault detection (beyond parity or ECC) for data and instructions in volatile and non volatile memories. This is especially important for the safety and reliability of embedded systems.



to a dedicated vector table location). The occurrence of a hardware trap is also indicated by a single bit in the trap flag register (TFR). Unless another higher-priority trap service is in progress, a hardware trap will interrupt any ongoing program execution. In turn, hardware trap services can normally not be interrupted by standard or PEC interrupts.

Depending on the package option up to 3 External Service Request (ESR) pins are provided. The ESR unit processes their input values and allows to implement user controlled trap functions (System Requests SR0 and SR1). In this way reset, wakeup and power control can be efficiently realized.

Software interrupts are supported by the 'TRAP' instruction in combination with an individual trap (interrupt) number. Alternatively to emulate an interrupt by software a program can trigger interrupt requests by writing the Interrupt Request (IR) bit of an interrupt control register.

3.7 On-Chip Debug Support (OCDS)

The On-Chip Debug Support system built into the XC236xA provides a broad range of debug and emulation features. User software running on the XC236xA can be debugged within the target system environment.

The OCDS is controlled by an external debugging device via the debug interface. This either consists of the 2-pin Device Access Port (DAP) or of the JTAG port conforming to IEEE-1149. The debug interface can be completed with an optional break interface.

The debugger controls the OCDS with a set of dedicated registers accessible via the debug interface (DAP or JTAG). In addition the OCDS system can be controlled by the CPU, e.g. by a monitor program. An injection interface allows the execution of OCDS-generated instructions by the CPU.

Multiple breakpoints can be triggered by on-chip hardware, by software, or by an external trigger input. Single stepping is supported, as is the injection of arbitrary instructions and read/write access to the complete internal address space. A breakpoint trigger can be answered with a CPU halt, a monitor call, a data transfer, or/and the activation of an external signal.

Tracing data can be obtained via the debug interface, or via the external bus interface for increased performance.

Tracing of program execution is supported by the XC2000 Family emulation device.

The DAP interface uses two interface signals, the JTAG interface uses four interface signals, to communicate with external circuitry. The debug interface can be amended with two optional break lines.



Functional Description



Figure 6 CAPCOM2 Unit Block Diagram



Target Protocols

Each USIC channel can receive and transmit data frames with a selectable data word width from 1 to 16 bits in each of the following protocols:

- UART (asynchronous serial channel)
 - module capability: maximum baud rate = f_{SYS} / 4
 - data frame length programmable from 1 to 63 bits
 - MSB or LSB first
- LIN Support (Local Interconnect Network)
 - module capability: maximum baud rate = f_{SYS} / 16
 - checksum generation under software control
 - baud rate detection possible by built-in capture event of baud rate generator
- SSC/SPI (synchronous serial channel with or without data buffer)
 - module capability: maximum baud rate = f_{SYS} / 2, limited by loop delay
 - number of data bits programmable from 1 to 63, more with explicit stop condition
 - MSB or LSB first
 - optional control of slave select signals
- IIC (Inter-IC Bus)
 - supports baud rates of 100 kbit/s and 400 kbit/s
- IIS (Inter-IC Sound Bus)
 - module capability: maximum baud rate = f_{SYS} / 2
- Note: Depending on the selected functions (such as digital filters, input synchronization stages, sample point adjustment, etc.), the maximum achievable baud rate can be limited. Please note that there may be additional delays, such as internal or external propagation delays and driver delays (e.g. for collision detection in UART mode, for IIC, etc.).



3.16 Watchdog Timer

The Watchdog Timer is one of the fail-safe mechanisms which have been implemented to prevent the controller from malfunctioning for longer periods of time.

The Watchdog Timer is always enabled after an application reset of the chip. It can be disabled and enabled at any time by executing the instructions DISWDT and ENWDT respectively. The software has to service the Watchdog Timer before it overflows. If this is not the case because of a hardware or software failure, the Watchdog Timer overflows, generating a prewarning interrupt and then a reset request.

The Watchdog Timer is a 16-bit timer clocked with the system clock divided by 16,384 or 256. The Watchdog Timer register is set to a prespecified reload value (stored in WDTREL) in order to allow further variation of the monitored time interval. Each time it is serviced by the application software, the Watchdog Timer is reloaded and the prescaler is cleared.

Time intervals between 3.2 μ s and 13.42 s can be monitored (@ 80 MHz). The default Watchdog Timer interval after power-up is 6.5 ms (@ 10 MHz).

3.17 Clock Generation

The Clock Generation Unit can generate the system clock signal f_{SYS} for the XC236xA from a number of external or internal clock sources:

- External clock signals with pad voltage or core voltage levels
- External crystal or resonator using the on-chip oscillator
- On-chip clock source for operation without crystal/resonator
- · Wake-up clock (ultra-low-power) to further reduce power consumption

The programmable on-chip PLL with multiple prescalers generates a clock signal for maximum system performance from standard crystals, a clock input signal, or from the on-chip clock source. See also **Section 4.6.2**.

The Oscillator Watchdog (OWD) generates an interrupt if the crystal oscillator frequency falls below a certain limit or stops completely. In this case, the system can be supplied with an emergency clock to enable operation even after an external clock failure.

All available clock signals can be output on one of two selectable pins.



3.18 Parallel Ports

The XC236xA provides up to 76 I/O lines which are organized into 7 input/output ports and 2 input ports. All port lines are bit-addressable, and all input/output lines can be individually (bit-wise) configured via port control registers. This configuration selects the direction (input/output), push/pull or open-drain operation, activation of pull devices, and edge characteristics (shape) and driver characteristics (output current) of the port drivers. The I/O ports are true bidirectional ports which are switched to high impedance state when configured as inputs. During the internal reset, all port pins are configured as inputs without pull devices active.

All port lines have alternate input or output functions associated with them. These alternate functions can be programmed to be assigned to various port pins to support the best utilization for a given application. For this reason, certain functions appear several times in **Table 10**.

All port lines that are not used for alternate functions may be used as general purpose I/O lines.

Port	Width	I/O	Connected Modules
P0	8	I/O	EBC (A7A0), CCU6, USIC, CAN
P1	8	I/O	EBC (A15A8), CCU6, USIC
P2	14	I/O	EBC (READY, BHE, A23A16, AD15AD13, D15D13), CAN, CC2, GPT12E, USIC, DAP/JTAG
P4	4	I/O	EBC (CS3CS0), CC2, CAN, GPT12E, USIC
P5	11	I	Analog Inputs, CCU6, DAP/JTAG, GPT12E, CAN
P6	3	I/O	ADC, CAN, GPT12E
P7	5	I/O	CAN, GPT12E, SCU, DAP/JTAG, CCU6, ADC, USIC
P10	16	I/O	EBC (ALE, RD, WR, AD12AD0, D12D0), CCU6, USIC, DAP/JTAG, CAN
P15	5	I	Analog Inputs, GPT12E

Table 10 Summary of the XC236xA's Ports



4.1.2 Operating Conditions

The following operating conditions must not be exceeded to ensure correct operation of the XC236xA. All parameters specified in the following sections refer to these operating conditions, unless otherwise noticed.

Note: Typical parameter values refer to room temperature and nominal supply voltage, minimum/maximum parameter values also include conditions of minimum/maximum temperature and minimum/maximum supply voltage. Additional details are described where applicable.

Parameter	Symbol		Values		Unit	Note /
		Min.	Тур.	Max.		Test Condition
Voltage Regulator Buffer Capacitance for DMP_M	$\begin{array}{c} C_{\rm EVRM} \\ {\rm SR} \end{array}$	1.0	-	4.7	μF	1)
Voltage Regulator Buffer Capacitance for DMP_1	$C_{\rm EVR1}$ SR	0.47	-	2.2	μF	1)2)
External Load Capacitance	$C_{L} \operatorname{SR}$	-	20 ³⁾	-	pF	pin out driver= default 4)
System frequency	$f_{\rm SYS}{ m SR}$	-	-	100	MHz	5)
Overload current for analog inputs ⁶⁾	$I_{\rm OVA}{\rm SR}$	-2	-	5	mA	not subject to production test
Overload current for digital inputs ⁶⁾	$I_{\rm OVD}{\rm SR}$	-5	-	5	mA	not subject to production test
Overload current coupling factor for analog inputs ⁷⁾	K _{OVA} CC	-	2.5 x 10 ⁻⁴	1.5 x 10 ⁻³	-	I _{OV} < 0 mA; not subject to production test
		_	1.0 x 10 ⁻⁶	1.0 x 10 ⁻⁴	-	I _{OV} > 0 mA; not subject to production test
Overload current coupling factor for digital I/O pins	K _{OVD} CC	_	1.0 x 10 ⁻²	3.0 x 10 ⁻²		I _{OV} < 0 mA; not subject to production test
		_	1.0 x 10 ⁻⁴	5.0 x 10 ⁻³		<i>I</i> _{OV} > 0 mA; not subject to production test

Table 13 Operating Conditions



4.2.3 Power Consumption

The power consumed by the XC236xA depends on several factors such as supply voltage, operating frequency, active circuits, and operating temperature. The power consumption specified here consists of two components:

- The switching current $I_{\rm S}$ depends on the device activity
- The leakage current $I_{\rm LK}$ depends on the device temperature

To determine the actual power consumption, always both components, switching current $I_{\rm S}$ and leakage current $I_{\rm LK}$ must be added:

 $I_{\text{DDP}} = I_{\text{S}} + I_{\text{LK}}.$

Note: The power consumption values are not subject to production test. They are verified by design/characterization.

To determine the total power consumption for dimensioning the external power supply, also the pad driver currents must be considered.

The given power consumption parameters and their values refer to specific operating conditions:

Active mode:

Regular operation, i.e. peripherals are active, code execution out of Flash.

Stopover mode:

Crystal oscillator and PLL stopped, Flash switched off, clock in domain DMP_1 stopped.

Note: The maximum values cover the complete specified operating range of all manufactured devices.

The typical values refer to average devices under typical conditions, such as nominal supply voltage, room temperature, application-oriented activity.

After a power reset, the decoupling capacitors for $V_{\rm DDIM}$ and $V_{\rm DDI1}$ are charged with the maximum possible current.

For additional information, please refer to Section 5.2, Thermal Considerations.

Note: Operating Conditions apply.

Parameter	Symbol	Values			Unit	Note /
		Min.	Тур.	Max.		Test Condition
Power supply current (active) with all peripherals active and EVVRs on	I _{SACT} CC	_	10 + 0.6 x $f_{\rm SYS}^{1)}$	10 + 1.0 x f _{SYS} ¹⁾	mA	2)3)
Power supply current in stopover mode, EVVRs on	$I_{\rm SSO}$ CC	-	0.7	2.0	mA	

Table 16 Switching Power Consumption

1) $f_{\rm SYS}$ in MHz.



Table 17 Leakage Power Consumption

Parameter	Symbol		Values	3	Unit	Note / Test Condition
		Min.	Тур.	Max.		
Leakage supply current (DMP_1 powered) ¹⁾	$I_{\rm LK1}$ CC	-	0.03	0.05	mA	$T_{\rm J}$ = 25 °C ¹⁾
		-	0.5	1.3	mA	<i>T</i> _J = 85 °C ¹⁾
		-	2.1	6.2	mA	$T_{\rm J}$ = 125 °C ¹⁾
		-	4.4	13.7	mA	$T_{\rm J}$ = 150 °C ¹⁾

 All inputs (including pins configured as inputs) are set at 0 V to 0.1 V or at V_{DDP} - 0.1 V to V_{DDP} and all outputs (including pins configured as outputs) are disconnected.

Note: A fraction of the leakage current flows through domain DMP_A (pin V_{DDPA}). This current can be calculated as 7 000 × e^{- α}, with α = 5 000 / (273 + 1.3× T_J). For T_J = 150°C, this results in a current of 160 μ A.

The leakage power consumption can be calculated according to the following formulas: $I_{LK0} = 500\ 000 \times e^{-\alpha}$, with $\alpha = 3\ 000\ /\ (273 + B \times T_J)$

Parameter B must be replaced by

- 1.0 for typical values
- 1.6 for maximum values

 $I_{LK1} = 600\ 000 \times e^{-\alpha}$, with $\alpha = 5\ 000\ /\ (273 + B \times T_J)$

Parameter B must be replaced by

- 1.0 for typical values
- 1.3 for maximum values



4.6.5 External Bus Timing

The following parameters specify the behavior of the XC236xA bus interface.

Note: These parameters are not subject to production test but verified by design and/or characterization.

Note: Operating Conditions apply.

Bus Interface Performance Limits

The output frequency at the bus interface pins is limited by the performance of the output drivers. The fast clock driver (used for CLKOUT) can drive 80-MHz signals, the standard drivers can drive 40-MHz signals

Therefore, the speed of the EBC must be limited, either by limiting the system frequency to $f_{SYS} \le 80$ MHz or by adding waitstates so that signal transitions have a minimum distance of 12.5 ns.

For a description of the bus protocol and the programming of its variable timing parameters, please refer to the User's Manual.

Parameter	Symbol		Values		Unit	Note / Test Condition
		Min.	Тур.	Max.		
CLKOUT Cycle Time ¹⁾	t ₅ CC	-	$1/f_{SYS}$	-	ns	
CLKOUT high time	t ₆ CC	2	-	-		
CLKOUT low time	t ₇ CC	2	_	-		
CLKOUT rise time	t ₈ CC	-	-	3	ns	
CLKOUT fall time	t ₉ CC	-	-	3		

Table 28 EBC Parameters

 The CLKOUT cycle time is influenced by PLL jitter. For longer periods the relative deviation decreases (see PLL deviation formula).







Table 31 EBC External Bus Timing for Lower Voltage Range

Parameter	Symbol		Values		Unit	Note /
	-	Min. Typ. Ma		Max.	-	Test Condition
$\frac{\text{Output valid delay for }\overline{\text{RD}},}{\text{WR}(\text{L/H})}$	<i>t</i> ₁₀ CC	-	11	20	ns	
Output valid delay for BHE, ALE	<i>t</i> ₁₁ CC	-	10	21	ns	
Address output valid delay for A23 A0	<i>t</i> ₁₂ CC	-	11	22	ns	
Address output valid delay for AD15 AD0 (MUX mode)	<i>t</i> ₁₃ CC	-	10	22	ns	
Output valid delay for CS	<i>t</i> ₁₄ CC	-	10	13	ns	
Data output valid delay for AD15 AD0 (write data, MUX mode)	<i>t</i> ₁₅ CC	-	10	22	ns	
Data output valid delay for D15 D0 (write data, DEMUX mode)	<i>t</i> ₁₆ CC	-	10	22	ns	
Output hold time for \overline{RD} , WR(L/H)	<i>t</i> ₂₀ CC	-2	8	10	ns	
Output hold time for \overline{BHE} , ALE	<i>t</i> ₂₁ CC	-2	8	10	ns	
Address output hold time for AD15 AD0	<i>t</i> ₂₃ CC	-3	8	10	ns	
Output hold time for CS	t ₂₄ CC	-3	8	11	ns	
Data output hold time for D15 D0 and AD15 AD0	<i>t</i> ₂₅ CC	-3	8	10	ns	
Input setup time for READY, D15 D0, AD15 AD0	<i>t</i> ₃₀ SR	29	17	-	ns	
Input hold time READY, D15 D0, AD15 AD0 ¹⁾	<i>t</i> ₃₁ SR	0	-9	-	ns	

 Read data are latched with the same internal clock edge that triggers the address change and the rising edge of RD. Address changes before the end of RD have no impact on (demultiplexed) read cycles. Read data can change after the rising edge of RD.



Electrical Parameters



Figure 23 Multiplexed Bus Cycle



Table 33 USIC SSC Master Mode Timing for Lower Voltage Range (cont'd)

Parameter	Symbol		Values	;	Unit	Note / Test Condition
		Min.	Тур.	Max.		
Receive data input setup time to SCLKOUT receive edge	t ₄ SR	40	-	-	ns	
Data input DX0 hold time from SCLKOUT receive edge	t ₅ SR	-5	-	-	ns	

1) $t_{SYS} = 1 / f_{SYS}$

Table 34 USIC SSC Slave Mode Timing for Upper Voltage Range

Parameter	Symbol	Values			Unit	Note /
		Min.	Тур.	Max.		Test Condition
Select input DX2 setup to first clock input DX1 transmit edge ¹⁾	<i>t</i> ₁₀ SR	7	-	-	ns	
Select input DX2 hold after last clock input DX1 receive edge ¹⁾	<i>t</i> ₁₁ SR	7	-	-	ns	
Receive data input setup time to shift clock receive edge ¹⁾	<i>t</i> ₁₂ SR	7	-	-	ns	
Data input DX0 hold time from clock input DX1 receive edge ¹⁾	<i>t</i> ₁₃ SR	5	-	-	ns	
Data output DOUT valid time	<i>t</i> ₁₄ CC	7	_	33	ns	

1) These input timings are valid for asynchronous input signal handling of slave select input, shift clock input, and receive data input (bits DXnCR.DSEN = 0).



Debug via JTAG

The following parameters are applicable for communication through the JTAG debug interface. The JTAG module is fully compliant with IEEE1149.1-2000.

Note: These parameters are not subject to production test but verified by design and/or characterization.

Note: Operating Conditions apply; C_L = 20 pF.

Parameter	Symbol	Values			Unit	Note /
		Min.	Тур.	Max.		Test Condition
TCK clock period	t ₁ SR	50 ¹⁾	_	_	ns	2)
TCK high time	t_2 SR	16	-	-	ns	
TCK low time	t_3 SR	16	-	-	ns	
TCK clock rise time	t_4 SR	-	-	8	ns	
TCK clock fall time	t ₅ SR	-	-	8	ns	
TDI/TMS setup to TCK rising edge	t ₆ SR	6	-	-	ns	
TDI/TMS hold after TCK rising edge	t ₇ SR	6	-	-	ns	
TDO valid from TCK falling edge (propagation delay) ³⁾	t ₈ CC	-	25	29	ns	
TDO high impedance to valid output from TCK falling edge ⁴⁾³⁾	t ₉ CC	-	25	29	ns	
TDO valid output to high impedance from TCK falling edge ³⁾	<i>t</i> ₁₀ CC	-	25	29	ns	
TDO hold after TCK falling edge ³⁾	<i>t</i> ₁₈ CC	5	_	_	ns	

Table 38JTAG Interface Timing for Upper Voltage Range

1) The debug interface cannot operate faster than the overall system, therefore $t_1 \ge t_{SYS}$.

2) Under typical conditions, the interface can operate at transfer rates up to 20 MHz.

3) The falling edge on TCK is used to generate the TDO timing.

4) The setup time for TDO is given implicitly by the TCK cycle time.