

Welcome to **E-XFL.COM**


What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	ARM® Cortex®-M4F
Core Size	32-Bit Single-Core
Speed	96MHz
Connectivity	1-Wire, I ² C, SPI, UART/USART, USB
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	66
Program Memory Size	2MB (2M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	512K x 8
Voltage - Supply (Vcc/Vdd)	1.14V ~ 3.6V
Data Converters	A/D 4x10b
Oscillator Type	Internal
Operating Temperature	-20°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-WFBGA, WLBGA
Supplier Device Package	100-WLP (4.4x4.4)
Purchase URL	https://www.e-xfl.com/product-detail/analog-devices/max32630iwg-t

Simplified Block Diagram



Ultra-Low Power, High-Performance Cortex-M4F Microcontroller for Wearables

Absolute Maximum Ratings

(All voltages with respect to VSS, unless other	erwise noted.)	AIN[3:2]	0.3V to +3.6V
V _{DD18}	0.3V to +1.89V	V _{DDIO}	0.3V to +3.6V
V _{DD12}	0.3V to +1.26V	V _{DDIOH}	0.3V to +3.6V
V _{DDA} relative to V _{SSA}	0.3V to +1.89V	Total Current into All V _{DD18} Power Pins (sink).	100mA
V _{RTC}	0.3V to +1.89V	Total Current into V _{SS}	100mA
V _{DDB}	0.3V to +3.6V	Output Current (sink) by Any I/O Pin	25mA
V _{REF}	0.3V to +3.6V	Output Current (source) by Any I/O Pin	25mA
32KIN, 32KOUT	0.3V to +3.6V	Operating Temperature Range	20°C to +85°C
RSTN, SRSTN, DP, DM, GPIO, JTAG	0.3V to +3.6V	Storage Temperature Range	-65°C to +150°C
AIN[1:0]	0.3V to +5.5V	Soldering Temperature (reflow)	+260°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Package Information

100 WLP

Package Code	W1004D4+1		
Outline Number	21-0452		
Land Pattern Number	Refer to Application Note 1891		
Thermal Resistance, Single-Layer Board			
Junction-to-Ambient (θ _{JA})	N/A		
Junction-to-Case Thermal Resistance (θ _{JC})	N/A		
Thermal Resistance, Four-Layer Board			
Junction-to-Ambient (θ _{JA})	38.9°C/W		
Junction-to-Case Thermal Resistance (θ _{JC})	N/A		

For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.

Electrical Characteristics

(Limits are 100% tested at T_A = +25°C and T_A = +85°C. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Specifications marked GBD are guaranteed by design and not production tested. Specifications to -20°C are guaranteed by design and are not production tested.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
	V _{DD18}		1.71	1.8	1.89	
	V _{DD12}		1.14	1.2	1.26	
Supply Voltage	V_{DDA}		1.71	1.8	1.89	V
Supply Voltage	V _{RTC}		1.75	1.8	1.89	v
	V_{DDIO}		1.71	1.8	3.6	
	V _{DDIOH}	V _{DDIOH} must be ≥ V _{DDIO}	1.71	1.8	3.6	
Power Fail Reset Voltage	V _{RST}	Monitors V _{DD18}	1.62		1.7	V
Power-On Reset Voltage	V _{POR}	Monitors V _{DD18}		1.5		V
RAM Data Retention Voltage	V _{DRV}			0.93		V
V _{DD12} Dynamic Current, LP3 Mode	I _{DD12_DLP3}	Measured on the V_{DD12} pin and executing code from cache memory, all inputs are tied to V_{SS} or V_{DD18} , outputs do not source/sink any current, PMU disabled		106		μΑ/MHz
V _{DD12} Fixed Current, LP3 Mode		Measured on the V_{DD12} pin and executing code from cache memory, all inputs are tied to V_{SS} or V_{DD18} , outputs do not source/sink any current, 96MHz oscillator selected as system clock		173		
	IDD12_FLP3	Measured on the V _{DD12} pin and executing code from cache memory, all inputs are tied to V _{SS} or V _{DD18} , outputs do not source/sink any current, 4MHz oscillator selected as system clock		72		- μΑ
V _{DD18} Fixed Current, LP3 Mode		Measured on the V _{DD18} + V _{DDA} device pins and executing code from cache memory, all inputs are tied to V _{SS} or V _{DD18} , outputs do not source/sink any current, 96MHz oscillator selected as system clock		366		
	IDD18_FLP3	Measured on the V _{DD18} + V _{DDA} device pins and executing code from cache memory, all inputs are tied to V _{SS} or V _{DD18} , outputs do not source/sink any current, 4MHz oscillator selected as system clock		33		- μΑ
V _{DD12} Dynamic Current, LP2 Mode	I _{DD12_DLP2}	Measured on the V _{DD12} pin, ARM in sleep mode, PMU with two channels active		27		μΑ/MHz

Electrical Characteristics (continued)

(Limits are 100% tested at T_A = +25°C and T_A = +85°C. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Specifications marked GBD are guaranteed by design and not production tested. Specifications to -20°C are guaranteed by design and are not production tested.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
V _{DD12} Fixed Current,	lanta suna	Measured on the V _{DD12} pin, ARM in sleep mode, PMU with two channels active, 96MHz oscillator selected as system clock		173		μA
LP2 Mode	IDD12_FLP2	Measured on the V _{DD12} pin, ARM in sleep mode, PMU with two channels active, 4MHz oscillator selected as system clock		72		μΛ
V _{DD18} Fixed Current, LP2 Mode		Measured on the V _{DD18} + V _{DDA} device pins, ARM in sleep mode, PMU with two channels active, 96MHz oscillator selected as system clock		366		μΑ
	I _{DD18_FLP2}	Measured on the V _{DD18} + V _{DDA} device pins. ARM in sleep mode, PMU with two channels active, 4MHz oscillator selected as system clock		33		μΑ
V _{DD12} Fixed Current, LP1 Mode	I _{DD12_FLP1}	Standby state with full data retention		1.86		μA
V _{DD18} Fixed Current, LP1 Mode	I _{DD18_FLP1}	Standby state with full data retention		120		nA
V _{RTC} Fixed Current, LP1 Mode	I _{DDRTC_FLP1}	RTC enabled, retention regulator powered by V _{DD12}		505		nA
V _{DD12} Fixed Current, LP0 Mode	I _{DD12_FLP0}			14		nA
V _{DD18} Fixed Current, LP0 Mode	I _{DD18_FLP0}			120		nA
V _{RTC} Fixed Current,	I _{DDRTC_FLP0}	RTC enabled		505		nA
LP0 Mode	BBINIO_I EI 0	RTC disabled		105		
LP2 Mode Resume Time	t _{LP2_ON}			0		μs
LP1 Mode Resume Time	t _{LP1_ON}			5		μs
LP0 Mode Resume Time	t _{LP0_ON}	Polling flash ready		11		μs
JTAG						
Input Low Voltage for TCK, TMS, TDI	V _{IL}				0.3 x V _{DDIO}	V
Input High Voltage for TCK, TMS, TDI	V _{IH}		0.7 x V _{DDIO}			V
Output Low Voltage for TDO	V _{OL}			0.2	0.4	V
Output High Voltage for TDO	V _{OH}		V _{DDIO} - 0.4			

Electrical Characteristics (continued)

(Limits are 100% tested at T_A = +25°C and T_A = +85°C. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Specifications marked GBD are guaranteed by design and not production tested. Specifications to -20°C are guaranteed by design and are not production tested.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
CLOCKS						
System Clock Frequency	f _{CK}		0.001		98	MHz
System Clock Period	t _{CK}			1/f _{CK}		ns
late and Delayation		Factory default	94	96	98	
Internal Relaxation Oscillator Frequency	fINTCLK	Firmware trimmed, required for USB compliance	95.76	96	96.24	MHz
Internal RC Oscillator Frequency	fRCCLK		3.9	4	4.1	MHz
RTC Input Frequency	f _{32KIN}	32kHz watch crystal		32.768		kHz
RTC Operating Current	I _{RTC_LP23}	LP2 or LP3 mode		0.7		μA
TO Operating Current	I _{RTC_LP01}	LP0 or LP1 mode		0.35		μΛ
RTC Power-Up Time	^t RTC_ON			250		ms
GENERAL-PURPOSE I/O	1					
Input Low Voltage for All	V_IL	V _{DDIO} selected as I/O supply			0.3 × V _{DDIO}	V
GPIO Pins	۷IL	V _{DDIOH} selected as I/O supply			0.3 × V _{DDIOH}	V
Input Low Voltage for RSTN	V_{IL}				0.3 x V _{RTC}	٧
Input Low Voltage for SRSTN	V _{IL}				0.3 x V _{DDIO}	
Input High Voltage for		V _{DDIO} selected as I/O supply	0.7 × V _{DDIO}			V
All GPIO Pins	V _{IH}	V _{DDIOH} selected as I/O supply	0.7 × V _{DDIOH}			V
Input High Voltage for RSTN	V_{IH}		0.7 x V _{RTC}			V
Input High Voltage for SRSTN	V_{IH}		0.7 x V _{DDIO}			٧
Input Hysteresis (Schmitt)	V _{IHYS}			300		mV
		$V_{\rm DDIO}$ = $V_{\rm DDIOH}$ = 1.71V, $V_{\rm DDIO}$ selected as I/O supply, $I_{\rm OL}$ = 4mA, normal drive configuration		0.2	0.4	
Output Low Voltage for All GPIO Pins	V_{OL}	V_{DDIO} = V_{DDIOH} = 1.71V, V_{DDIO} selected as I/O supply, I_{OL} = 24mA, fast drive configuration		0.2	0.4	٧
		$V_{\rm DDIO}$ = 1.71V $V_{\rm DDIOH}$ = 2.97V, $V_{\rm DDIOH}$ selected as I/O supply, $I_{\rm OL}$ = 300 μ A		0.2	0.45	

Electrical Characteristics (continued)

(Limits are 100% tested at T_A = +25°C and T_A = +85°C. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Specifications marked GBD are guaranteed by design and not production tested. Specifications to -20°C are guaranteed by design and are not production tested.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Combined I _{OL} , All GPIO Pins	I _{OL_TOTAL}				48	mA
Output High Voltage for All GPIO Pins		I _{OH} = -2mA, V _{DDIO} = V _{DDIOH} = 1.71V, V _{DDIO} selected as I/O supply, normal drive configuration	V _{DDIO} - 0.4			
	V_{OH}	I _{OH} = -8mA, V _{DDIO} = V _{DDIOH} = 1.71V, V _{DDIO} selected as I/O supply, fast drive configuration	V _{DDIO} - 0.4			V
		I _{OH} = -300μA, V _{DDIOH} = 3.6V, V _{DDIOH} selected as I/O supply	V _{DDIOH} - 0.45			
Ouput High Voltage for All GPIO Pins	V _{OH}	V _{DDIO} = 1.71V, V _{DDIOH} = 3.6V. V _{DDIO} selected as I/O supply, I _{OH} = -2mA	V _{DDIO} - 0.45			V
Combined I _{OH} , All GPIO Pins	I _{OH_TOTAL}				-48	mA
Input/Output Pin Ca- pacitance for All Pins	C _{IO}			3		pF
Input Leakage Current Low	I _{IL}	$V_{\rm DDIO}$ = 1.89V, $V_{\rm DDIOH}$ = 3.6V, $V_{\rm DDIOH}$ selected as I/O supply, $V_{\rm IN}$ = 0V, internal pullup disabled	-100		+100	nA
	l _{IH}	$V_{\rm DDIO}$ = 1.89V, $V_{\rm DDIOH}$ = 3.6V, $V_{\rm DDIOH}$ selected as I/O supply, $V_{\rm IN}$ = 3.6V, internal pulldown disabled	-100		+100	nA
Input Leakage Current High	l _{OFF}	V_{DDIO} = 0V, V_{DDIOH} = 0V, V_{DDIO} selected as I/O supply, V_{IN} < 1.89V	-1		+1	^
	I _{IH3V}	$V_{DDIO} = V_{DDIOH} = 1.71V$, V_{DDIO} selected as I/O supply, $V_{IN} = 3.6V$	-2		+2	- μΑ
Input Pullup Resistor RSTN, SRSTN, TMS, TCK, TDI	R _{PU}			25		kΩ
Input Pullup/Pulldown	R _{PU1}	Normal resistance		25		kΩ
Resistor for All GPIO Pins	R _{PU2}	Highest resistance		1		ΜΩ
FLASH MEMORY			1			
Page Size		2MB flash		8		kB
Flash Erase Time	t _{M_ERASE}	Mass erase		30		ms
	t _{P_ERASE}	Page erase		30		1
Flash Programming Time per Word	t _{PROG}			60		μs
Flash Endurance			10			kcycles
Data Retention	t _{RET}	T _A = +85°C	10			years

ADC Electrical Characteristics

(Internal bandgap reference selected, ADC_SCALE = ADC_REFSCL = 1, unless otherwise specified. Specifications marked GBD are guaranteed by design and not production tested.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Resolution				10		Bits
ADC Clock Rate	f _{ACLK}		0.1		8	MHz
ADC Clock Period	t _{ACLK}			1/f _{ACLK}		μs
		AIN[3:0], ADC_CHSEL = 0-3, BUF_BY- PASS = 0	0.05		V _{DDA} - 0.05	
Least Mallage Bases	.,	AIN[1:0], ADC_CHSEL = 4-5, BUF_BY- PASS = 0	0.05		5.5	
Input Voltage Range	V_{AIN}	AIN[3:0], ADC_CHSEL = 0-3, BUF_BY- PASS = 1	V _{SSA}		V_{DDA}	V
		AIN[1:0], ADC_CHSEL = 4-5, BUF_BY- PASS = 1	V _{SSA}		5.5	
Input Impedance	R _{AIN}	AIN[1:0], ADC_CHSEL = 4-5, ADC active		45		kΩ
Input Dynamic Current	1	Switched capactiance input current, ADC active, ADC buffer bypassed		4.5		μA
	I _{AIN}	Switched capacitance input current, ADC active, ADC buffer enabled		50		nA
Analog Input		Fixed capacitance to V _{SSA}		1		pF
Capacitance	C _{AIN}	Dynamically switched capacitance		250		fF
Integral Nonlinearity	INL				±2	LSb
Differential Nonlinearity	DNL				±1	LSb
Offset Error	Vos			±1		LSb
Gain Error	GE			±2		LSb
Signal to Noise Ratio	SNR			58.5		dB
Signal to Noise and Distortion	SINAD			58.5		dB
Total Harmonic Distortion	THD			68.5		dB
Spurious Free Dynamic Range	SFDR			74		dB
ADC Active Current	I _{ADC}	ADC active, reference buffer enabled, input buffer disabled		240		μA
Input Buffer Active Current	I _{INBUF}			53		μA

ADC Electrical Characteristics (continued)

(Internal bandgap reference selected, ADC_SCALE = ADC_REFSCL = 1, unless otherwise specified. Specifications marked GBD are guaranteed by design and not production tested.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
ADC Setup Time	t _{ADC_SU}	Any powerup of: ADC clock, ADC bias, reference buffer or input buffer to CpuAdcStart			10	μs
		Any power-up of: ADC clock or ADC bias to CpuAdcStart			48	t _{ACLK}
ADC Output Latency	t _{ADC}			1025		tACLK
ADC Sample Rate	f _{ADC}				7.8	ksps
ADC Input Leakage		AIN0 or AIN1, ADC inactive or channel not selected		0.12	4	
	IADC_LEAK	AIN2 or AIN3, ADC inactive or channel not selected.		0.02	1	- nA
AIN0/AIN1 Resistor Divider Error		ADC_CHSEL = 4 or 5, not including ADC offset/gain error		±2		LSb
Full-Scale Voltage	V _{FS}	ADC code = 0x3FF		1.2		V
External Reference Voltage	V _{REF_EXT}	ADC_XREF = 1	1.17	1.23	1.29	V
Bandgap Temperature Coefficient	V _{TEMPCO}	Box method		30		ppm
Reference Dynamic Current	I _{REF_EXT}	ADC_XREF = 1, ADC active		4.1		μА
Reference Input Capacitance	C _{REFIN}	Dynamically switched capacitance, ADC_ XREF = 1, ADC active		250		fF

SPI MASTER/SPIX MASTER Electrical Characteristics

(Guaranteed by design and not production tested.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Operating Frequency	f _{MCK}				48	MHz
SCLK Period	t _{MCK}			1/f _{MCK}		ns
SCLK Output Pulse- Width High/Low	t _{MCH} , t _{MCL}		t _{MCK} /2			ns
MOSI Output Hold Time After SCLK Sample Edge	t _{MOH}		t _{MCK} /2			ns
MOSI Output Valid to Sample Edge	t _{MOV}		t _{MCK} /2			ns
MISO Input Valid to SCLK Sample Edge Setup	t _{MIS}		3			ns
MISO Input to SCLK Sample Edge	^t MIH			0		ns

SPI Timing:




Figure 1. SPI Master/SPIX Master Communications Timing Diagram

USB Electrical Characteristics

(Guaranteed by design and not production tested.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
USB PHY Supply Voltage	V_{DDB}		2.97	3.3	3.63	V
Single-Ended Input High Voltage DP, DM	V _{IHD}		2			V
Single-Ended Input Low Voltage DP, DM	V _{ILD}				0.8	V
Output Low Voltage DP, DM	V _{OLD}	R_L = 1.5kΩ from DP to 3.6V			0.3	V
Output High Voltage DP, DM	V _{OHD}	R_L = 15kΩ from DP and DM to V_{SS}	2.8			V
Differential Input Sensitivity DP, DM	V _{DI}	DP to DM	0.2			V
Common-Mode Voltage Range	V _{CM}	Includes V _{DI} range	0.8		2.5	V
Single-Ended Receiver Threshold	V_{SE}		0.8		2.0	V
Single-Ended Receiver Hysteresis	V_{SEH}			200		mV
Differential Output Sig- nal Cross-Point Voltage	V _{CRS}	C _L = 50pF	1.3		2.0	V
DP, DM Off-State Input Impedance	R_{LZ}		300			kΩ
Driver Output Impedance	R _{DRV}	Steady-state drive	28		44	Ω
DP Pull-up Resistor	R _{PU}	Idle	0.9		1.575	kΩ
Di Tull-up Nesisioi	ייאט	Receiving	1.425		3.09	N32

USB Timing Electrical Characteristics

(AC Electrical Specifications are guaranteed by design and are not production tested, $V_{DD18} = V_{RST}$ to 1.89V, $V_{DDB} = 3.63$ V, $T_{A} = -20$ °C to +85°C, Guaranteed by design and not production tested.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
DP, DM Rise Time (Transmit)	t _R	C _L = 50pF	4		20	ns
DP, DM Fall Time (Transmit)	t _F	C _L = 50pF	4		20	ns
Rise/Fall Time Matching (Transmit)	t_R, t_F	C _L = 50pF	90		110	%


Electrical Characteristics - I²C BUS


(Guaranteed by design and not production tested.)


PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
CCI Clock Fraguency	f _{SCL}	Standard mode		100		- kHz
SCL Clock Frequency		Fast mode		400		
		Fast mode, V _{DDIO} selected as I/O supply	0.7 × V _{DDIO}			V
Input High Voltage	V _{IH_I2C}	Fast mode, V _{DDIOH} selected as I/O supply	0.7 × V _{DDIOH}			
		Standard mode, V _{DDIO} selected as I/O supply	0.7 × V _{DDIO}			
		Standard mode, V _{DDIOH} selected as I/O supply	0.7 × V _{DDIOH}			
Input Low Voltage	V _{IL_I2C}	Fast mode, V _{DDIO} selected as I/O supply			0.3 × V _{DDIO}	- V
		Fast mode, V _{DDIOH} selected as I/O supply			0.3 × V _{DDIOH}	
		Standard mode, V _{DDIO} selected as I/O supply			0.3 × V _{DDIO}	
		Standard mode, V _{DDIOH} selected as I/O supply			0.3 × V _{DDIOH}	
Input Hysteresis (Schmitt)	V _{IHYS_I2C}	Fast-mode		300		mV
Output Logic-Low (Open Drain or Open Collector)	V 01 100	$V_{\rm DDIO}$ = $V_{\rm DDIOH}$ = 1.71V, $V_{\rm DDIO}$ selected as I/O supply, $I_{\rm OL}$ = 4mA, normal drive configuration		0.2	0.4	V
		V_{DDIO} = 1.71V V_{DDIOH} = 2.97V, V_{DDIOH} selected as I/O supply, I_{OL} = 300μA		0.2	0.45	


Typical Operating Characteristics

 $(V_{DD12} = 1.2V, V_{DD18} = 1.8V)$










Pin Configuration

100-WLP



Ultra-Low Power, High-Performance Cortex-M4F Microcontroller for Wearables

Bump Description (continued)

BUMP	NAME	FUNCTION				
E1	P7.6	GPIO Port 7.6				
D1	P7.7	GPIO Port 7.7				
C1	P8.0	GPIO Port 8.0				
B1	P8.1	GPIO Port 8.1				
A1	N.C.	Not Connected.				
A10	N.C.	Not Connected.				
K1	N.C.	Not Connected.				
K10	N.C.	Not Connected.				
ANALOG INP	ANALOG INPUT PINS					
A5	AIN0	ADC Input 0. 5V tolerant input.				
A6	AIN1	ADC Input 1. 5V tolerant input.				
A7	AIN2	ADC Input 2				
A8	AIN3	ADC Input 3				

Ultra-Low Power, High-Performance Cortex-M4F Microcontroller for Wearables

Detailed Description

The MAX32630/MAX32631 is a low-power, mixed signal microcontroller based on the ARM Cortex-M4 32-bit core with a maximum operating frequency of 96MHz. The MAX32631 is a secure version of the MAX32630, incorporating a trust protection unit (TPU) with encryption and advanced security features.

Application code executes from an onboard 2MB program flash memory, with up to 512KB SRAM available for general application use. An 8KB instruction cache improves execution throughput, and a transparent code scrambling scheme is used to protect customer intellectual property residing in the program flash memory. Additionally, a SPI execute in place (XIP) external memory interface allows application code and data (up to 16MB) to be accessed from an external SPI memory device.

A 10-bit delta-sigma ADC is provided with a multiplexer front end for four external input channels (two of which are 5V tolerant) and six internal channels. An onboard temperature sensor block allows direct die temperature measurement without requiring any external system components. Dedicated divided supply input channels allow direct monitoring of onboard power supplies such as V_{DD12}, V_{DD18}, V_{DDB}, and V_{RTC} by the ADC. Built-in limit monitors allow converted input samples to be compared against user-configurable high and low limits, with an option to trigger an interrupt and wake the CPU from a low power mode if attention is required.

A wide variety of communications and interface peripherals are provided, including a USB 2.0 slave interface, three master SPI interfaces, one slave SPI interface, four UART interfaces with multidrop support, three master I²C interfaces, and a slave I²C interface.

ARM Cortex-M4F Processor

The ARM Cortex-M4F processor is ideal for the emerging category of wearable medical and wellness applications. The architecture combines high-efficiency signal processing functionality with low power, low cost, and ease of use.

The Cortex-M4F DSP supports single instruction multiple data (SIMD) path DSP extensions, providing:

- Four parallel 8-bit add/sub
- Floating point single precision

- Two parallel 16-bit add/sub
- Two parallel MACs
- 32- or 64-bit accumulate
- Signed, unsigned, data with or without saturation

Analog-to-Digital Converter

The 10-bit delta-sigma ADC provides 4 external inputs and can also be configured to measure all internal power supplies. It operates at a maximum of 7.8ksps. AINO and AIN1 are 5V tolerant, making them suitable for monitoring batteries.

An optional feature allows samples captured by the ADC to be automatically compared against user-programmable high and low limits. Up to four channel limit pairs can be configured in this way. The comparison allows the ADC to trigger an interrupt (and potentially wake the CPU from a low-power sleep mode) when a captured sample goes outside the preprogrammed limit range. Since this comparison is performed directly by the sample limit monitors, it can be performed even while the main CPU is suspended in a low power mode.

The ADC reference is selectable:

- Internal bandgap
- External reference
- V_{DD18}. This option disables the reference buffer to minimize power consumption.

Pulse Train Engine

Sixteen independent pulse train generators provide either a square wave or a repeating pattern from 2 bits to 32 bits in length. The frequency of each enabled pulse train generator is also set separately, based on a divide down (divide by 2, divide by 4, divide by 8, etc.) of the input pulse train module clock.

Any single pulse train generator or any desired group of pulse train generators can be restarted at the beginning of their patterns and synchronized with one another ensuring simultaneous startup. Additionally, each pulse train can operate in a single shot mode.

Clocking Scheme

The high-frequency internal relaxation oscillator operates at a nominal frequency of 96MHz. It is the primary clock source for the digital logic and peripherals. Select a 4MHz internal oscillator to optimize active power consumption. Wakeup is possible from either the 4MHz internal oscillator or the 96MHz internal oscillator. An external 32.768kHz timebase is required when using the RTC or USB features of the device. The time base can be generated by attaching a 32kHz crystal connected between 32KIN and 32KOUT, or an external clock source can also be applied to the 32KIN pin. The external clock source must meet the electrical/timing requirements in the EC

table. The 32kHz output can be directed out to pin P1.7 and remains active in all low power modes including LP0.

Interrupt Sources

The ARM nested vector interrupt controller (NVIC) provides a high-speed, deterministic interrupt response, interrupt masking, and multiple interrupt sources. Each peripheral is connected to the NVIC and can have multiple interrupt flags to indicate the specific source of the interrupt within the peripheral. 55 distinct interrupts can be grouped by firmware into 8 levels of priority (including internal and external interrupts). There are 9 interrupts for the GPIO ports, one for each port.




Figure 2. MAX32630/MAX32631 Clock Scheme

Real-Time Clock and Wake-Up Timer

A real-time clock (RTC) keeps the time of day in absolute seconds. The 32-bit seconds register can count up to approximately 136 years and be translated to calendar format by application software. A time-of-day alarm and independent subsecond alarm can cause an interrupt or wake the device from stop mode. The minimum wake-up interval is 244 μ s. The V_{RTC} supports SRAM retention in power mode LP0.

CRC Module

A CRC hardware module is included to provide fast calculations and data integrity checks by application software. The CRC module supports both the CRC-16-CCITT and CRC-32 ($X^{32} + X^{26} + X^{23} + X^{22} + X^{16} + X^{12} + X^{11} + X^{10} + X^{8} + X^{7} + X^{5} + X^{4} + X^{2} + X + 1$) polynomials.

Watchdog Timers

Two independent watchdog timers (WDT1 and WDT2) with window support are provided. The watchdog timers are independent and have multiple clock source options to ensure system security. The watchdog uses a 32-bit timer with prescaler to generate the watchdog reset. When enabled, the watchdog timers must be written prior to timeout or within a window of time if window mode is enabled. Failure to write the watchdog timer during the programmed timing window results in a watchdog timeout. The WDT1 or WDT2 flags are set on reset if a watchdog expiration caused the system reset. The clock source options for the watchdog timers WDT1 and WDT2 include:

Scaled system clock

- Real-time clock
- Power management clock

A third watchdog timer (WDT3) is provided for recovery from runaway code or system unresponsiveness. This recovery watchdog uses a 16-bit timer to generate the watchdog reset. When enabled, this watchdog must be written prior to timeout, resulting in a watchdog timeout. The WDT3 flag is set on reset if a watchdog expiration caused the system reset. The clock source for the recovery watchdog is the 8kHz nano ring, and the granularity of the timeout period is intended only for system recovery.

Programmable Timers

Six 32-bit timers provide timing, capture/compare, or generation of pulse-width modulated (PWM) signals. Each of the 32-bit timers can also be split into two 16-bit timers, enabling 12 standard 16-bit timers.

32-bit timer features:

- 32-bit up/down autoreload
- Programmable 16-bit prescaler
- PWM output generation
- Capture, compare, and capture/compare capability
- GPIOs can be assigned as external timer inputs, clock gating or capture, limited to an input frequency of 1/4 of the peripheral clock frequency
- Timer output pin
- Configurable as 2x 16-bit general purpose timers
- Timer interrupt




Figure 4. Timer Block Diagram, 32-Bit Mode

Serial Peripherals

USB Controller

The integrated USB slave controller is compliant with the full-speed (12Mb/s) USB 2.0 specification. The integrated USB physical interface (PHY) reduces board space and system cost. An integrated voltage regulator enables smart switching between the main supply and V_{DDB} when connected to a USB host controller.

The USB controller supports DMA for the endpoint buffers. A total of 7 endpoint buffers are supported with configurable selection of IN or OUT in addition to endpoint 0.

An external 32kHz crystal or clock source is required for USB operation, even if the RTC function is not used. Although the USB timing is derived from the internal 96MHz oscillator, the default accuracy is not sufficient for USB operation. Periodic firmware adjustments of the 96MHz oscillator, using the 32kHz timebase as a reference, are necessary to comply with the USB timing requirements.

I²C Master and Slave Ports

The I²C interface is a bidirectional, two-wire serial bus that provides a medium-speed communications network. It can operate as a one-to-one, one-to-many or many-to-many communications medium. Three I²C master engines and one I²C-selectable slave engine interface to a wide variety of I²C-compatible peripherals. These engines support both Standard-mode and Fast-mode I²C standards. The slave engine shares the same I/O port as the master engines and is selectable through the I/O configuration settings. It provides the following features:

- Master or slave mode operation
- Supports standard (7-bit) addressing or 10-bit addressing
- Support for clock stretching to allow slower slave devices to operate on higher speed busses
- Multiple transfer rates

• Standard-mode: 100kbps

• Fast-mode: 400kbps

- Internal filter to reject noise spikes
- Receiver FIFO depth of 16 bytes
- Transmitter FIFO depth of 16 bytes

Serial Peripheral Interface—Master

The SPI master-mode-only (SPIM) interface operates independently in a single or multiple slave system and is fully accessible to the user application.

The SPI ports provide a highly configurable, flexible, and efficient interface to communicate with a wide variety of SPI slave devices. The three SPI master ports (SPI0, SPI1, SPI2) support the following features:

- SPI modes (0, 3) for single-bit communication
- 3- or 4-wire mode for single-bit slave device communication
- Full-duplex operation in single-bit, 4-wire mode
- Dual and Quad I/O supported
- Up to 5 slave select lines per port
- Up to 2 slave ready lines
- Programmable interface timing
- Programmable SCK frequency and duty cycle
- High-speed AHB access to transmit and receive using 32-byte FIFOs
- SS assertion and deassertion timing with respect to leading/trailing SCK edge

Serial Peripheral Interface—Slave

The SPI slave (SPIS) port provide a highly configurable, flexible, and efficient interface to communicate with a wide variety of SPI master devices. The SPI slave interface supports the following features:

- Supports SPI modes 0 and 3
- Full-duplex operation in single-bit, 4-wire mode
- Slave select polarity fixed (active low)
- Dual and Quad I/O supported
- High-speed AHB access to transmit and receive using 32-byte FIFOs
- Four interrupts to monitor FIFO levels

Serial Peripheral Interface Execute in Place (SPIX) Master

The SPI execute in place (SPIX) master allows the CPU to transparently execute instructions stored in an external SPI flash. Instructions fetched through the SPIX master are cached just like instructions fetched from internal program memory. The SPIX master can also be used to access large amounts of external static data that would otherwise reside in internal data memory.

Ultra-Low Power, High-Performance Cortex-M4F Microcontroller for Wearables

UART

All four universal asynchronous receiver-transmitter (UART) interfaces support full-duplex asynchronous communication with optional hardware flow control (HFC) modes to prevent data overruns. If HFC mode is enabled on a given port, the system uses two extra pins to implement the industry standard request to send (RTS) and clear to send (CTS) methodology. Each UART is individually programmable.

- 2-wire interface or 4-wire interface with flow control
- 32-byte send/receive FIFO
- Full-duplex operation for asynchronous data transfers
- Programmable interrupt for receive and transmit
- Independent baud-rate generator
- · Programmable 9th bit parity support
- Multidrop support
- Start/stop bit support
- Hardware flow control using RTS/CTS
- Maximum baud rate 1843.2kB

Trust Protection Unit (TPU) (MAX32631 Only)

The TPU enhances cryptographic data security for valuable intellectual property (IP) and data. A high-speed, dedicated, hardware-based math accelerator (MAA) performs mathematical computations that support strong cryptographic algorithms including:

- AES-128
- AES-192
- AES-256
- 1024-bit DSA
- 2048-bit (CRT)

The device provides a pseudo-random number generator that can be used to create cryptographic keys for any application. A user-selectable entropy source further increases the randomness and key strength.

The secure bootloader protects against unauthorized access to program memory.

Peripheral Management Unit (PMU)

The PMU is a DMA-based link list processing engine that performs operations and data transfers involving memory and/or peripherals in the advanced peripheral bus (APB) and advanced high-performance bus (AHB) peripheral memory space while the main CPU is in a sleep state. This allows low-overhead peripheral operations to be performed without the CPU, significantly reducing overall power consumption. Using the PMU with the CPU in a sleep state provides a lower noise environment critical for obtaining optimum ADC performance.

Key features of the PMU engine include:

- Six independent channels with round-robin scheduling allows for multiple parallel operations
- Programmed using SRAM-based PMU op codes
- PMU action can be initiated from interrupt conditions from peripherals without CPU
- Integrated AHB bus master
- Coprocessor-like state machine

Additional Documentation

Engineers must have the following documents to fully use this device:

- This data sheet, containing pin descriptions, feature overviews, and electrical specifications
- The device-appropriate user guide, containing detailed information and programming guidelines for core features and peripherals
- Errata sheets for specific revisions noting deviations from published specifications

For information regarding these documents, visit Technical Support at support.maximintegrated.com/micro.

Development and Technical Support

Contact technical support for information about highly versatile, affordable development tools, available from Maxim Integrated and third-party vendors.

- Evaluation kits
- Software development kit
- Compilers
- Integrated development environments (IDEs)
- USB interface modules for programming and debugging

For technical support, go to <u>support.maximintegrated.</u> com/micro

Ultra-Low Power, High-Performance Cortex-M4F Microcontroller for Wearables

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	3/16	Initial release	_

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim Integrated's website at www.maximintegrated.com.

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.