

Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.


Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	ARM® Cortex®-M4F
Core Size	32-Bit Single-Core
Speed	96MHz
Connectivity	1-Wire, I <sup>2</sup> C, SPI, UART/USART, USB
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	66
Program Memory Size	2MB (2M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	512K x 8
Voltage - Supply (Vcc/Vdd)	1.14V ~ 3.6V
Data Converters	A/D 4x10b
Oscillator Type	Internal
Operating Temperature	-20°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-WFBGA, WLBGA
Supplier Device Package	100-WLP (4.4x4.4)
Purchase URL	https://www.e-xfl.com/product-detail/analog-devices/max32630iwg-w

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

### **Simplified Block Diagram**



### MAX32630/MAX32631

## Ultra-Low Power, High-Performance Cortex-M4F Microcontroller for Wearables

### **Absolute Maximum Ratings**

(All voltages with respect to VSS, unless other	erwise noted.)	AIN[3:2]	0.3V to +3.6V
V <sub>DD18</sub>	0.3V to +1.89V	V <sub>DDIO</sub>	0.3V to +3.6V
V <sub>DD12</sub>	0.3V to +1.26V	V <sub>DDIOH</sub>	0.3V to +3.6V
V <sub>DDA</sub> relative to V <sub>SSA</sub>	0.3V to +1.89V	Total Current into All V <sub>DD18</sub> Power Pins (sink).	100mA
V <sub>RTC</sub>	0.3V to +1.89V	Total Current into V <sub>SS</sub>	100mA
V <sub>DDB</sub>	0.3V to +3.6V	Output Current (sink) by Any I/O Pin	25mA
V <sub>REF</sub>	0.3V to +3.6V	Output Current (source) by Any I/O Pin	25mA
32KIN, 32KOUT	0.3V to +3.6V	Operating Temperature Range	20°C to +85°C
RSTN, SRSTN, DP, DM, GPIO, JTAG	0.3V to +3.6V	Storage Temperature Range	-65°C to +150°C
AIN[1:0]	0.3V to +5.5V	Soldering Temperature (reflow)	+260°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **Package Information**

#### 100 WLP

W1004D4+1
21-0452
Refer to Application Note 1891
N/A
N/A
38.9°C/W
N/A

For the latest package outline information and land patterns (footprints), go to <a href="www.maximintegrated.com/packages">www.maximintegrated.com/packages</a>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to <a href="https://www.maximintegrated.com/thermal-tutorial">www.maximintegrated.com/thermal-tutorial</a>.

### **Electrical Characteristics**

(Limits are 100% tested at  $T_A$  = +25°C and  $T_A$  = +85°C. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Specifications marked GBD are guaranteed by design and not production tested. Specifications to -20°C are guaranteed by design and are not production tested.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
	V <sub>DD18</sub>		1.71	1.8	1.89	
	V <sub>DD12</sub>		1.14	1.2	1.26	
Supply Voltage	$V_{DDA}$		1.71	1.8	1.89	V
cupply voltage	V <sub>RTC</sub>		1.75	1.8	1.89	v
	$V_{DDIO}$		1.71	1.8	3.6	
	V <sub>DDIOH</sub>	V <sub>DDIOH</sub> must be ≥ V <sub>DDIO</sub>	1.71	1.8	3.6	
Power Fail Reset Voltage	V <sub>RST</sub>	Monitors V <sub>DD18</sub>	1.62		1.7	V
Power-On Reset Voltage	V <sub>POR</sub>	Monitors V <sub>DD18</sub>		1.5		V
RAM Data Retention Voltage	V <sub>DRV</sub>			0.93		V
V <sub>DD12</sub> Dynamic Current, LP3 Mode		Measured on the $V_{DD12}$ pin and executing code from cache memory, all inputs are tied to $V_{SS}$ or $V_{DD18}$ , outputs do not source/sink any current, PMU disabled		106		μΑ/MHz
V <sub>DD12</sub> Fixed Current,		Measured on the $V_{DD12}$ pin and executing code from cache memory, all inputs are tied to $V_{SS}$ or $V_{DD18}$ , outputs do not source/sink any current, 96MHz oscillator selected as system clock		173		
LP3 Mode	IDD12_FLP3	Measured on the V <sub>DD12</sub> pin and executing code from cache memory, all inputs are tied to V <sub>SS</sub> or V <sub>DD18</sub> , outputs do not source/sink any current, 4MHz oscillator selected as system clock		72		- μΑ
V <sub>DD18</sub> Fixed Current,		Measured on the V <sub>DD18</sub> + V <sub>DDA</sub> device pins and executing code from cache memory, all inputs are tied to V <sub>SS</sub> or V <sub>DD18</sub> , outputs do not source/sink any current, 96MHz oscillator selected as system clock		366		
LP3 Mode	IDD18_FLP3	Measured on the V <sub>DD18</sub> + V <sub>DDA</sub> device pins and executing code from cache memory, all inputs are tied to V <sub>SS</sub> or V <sub>DD18</sub> , outputs do not source/sink any current, 4MHz oscillator selected as system clock		- μΑ		
V <sub>DD12</sub> Dynamic Current, LP2 Mode	I <sub>DD12_DLP2</sub>	Measured on the V <sub>DD12</sub> pin, ARM in sleep mode, PMU with two channels active		27		μΑ/MHz

### **Electrical Characteristics (continued)**

(Limits are 100% tested at  $T_A$  = +25°C and  $T_A$  = +85°C. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Specifications marked GBD are guaranteed by design and not production tested. Specifications to -20°C are guaranteed by design and are not production tested.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
V <sub>DD12</sub> Fixed Current,	lanta suna	Measured on the V <sub>DD12</sub> pin, ARM in sleep mode, PMU with two channels active, 96MHz oscillator selected as system clock		173			
LP2 Mode	IDD12_FLP2	Measured on the V <sub>DD12</sub> pin, ARM in sleep mode, PMU with two channels active, 4MHz oscillator selected as system clock		72		— μA	
V <sub>DD18</sub> Fixed Current,		Measured on the V <sub>DD18</sub> + V <sub>DDA</sub> device pins, ARM in sleep mode, PMU with two channels active, 96MHz oscillator selected as system clock		366		μΑ	
LP2 Mode	I <sub>DD18_FLP2</sub>	Measured on the V <sub>DD18</sub> + V <sub>DDA</sub> device pins. ARM in sleep mode, PMU with two channels active, 4MHz oscillator selected as system clock		33		μΑ	
V <sub>DD12</sub> Fixed Current, LP1 Mode	I <sub>DD12_FLP1</sub>	Standby state with full data retention		1.86		μA	
V <sub>DD18</sub> Fixed Current, LP1 Mode	I <sub>DD18_FLP1</sub>	Standby state with full data retention		120		nA	
V <sub>RTC</sub> Fixed Current, LP1 Mode	I <sub>DDRTC_FLP1</sub>	RTC enabled, retention regulator powered by V <sub>DD12</sub>		505		nA	
V <sub>DD12</sub> Fixed Current, LP0 Mode	I <sub>DD12_FLP0</sub>			14		nA	
V <sub>DD18</sub> Fixed Current, LP0 Mode	I <sub>DD18_FLP0</sub>			120		nA	
V <sub>RTC</sub> Fixed Current,	I <sub>DDRTC_FLP0</sub>	RTC enabled		505		nA	
LP0 Mode	BBINIO_I EI 0	RTC disabled		105			
LP2 Mode Resume Time	t <sub>LP2_ON</sub>			0		μs	
LP1 Mode Resume Time	t <sub>LP1_ON</sub>			5		μs	
LP0 Mode Resume Time	t <sub>LP0_ON</sub>	Polling flash ready		11		μs	
JTAG							
Input Low Voltage for TCK, TMS, TDI	V <sub>IL</sub>				0.3 x V <sub>DDIO</sub>	V	
Input High Voltage for TCK, TMS, TDI	V <sub>IH</sub>		0.7 x V <sub>DDIO</sub>			V	
Output Low Voltage for TDO	V <sub>OL</sub>			0.2	0.4	V	
Output High Voltage for TDO	V <sub>OH</sub>		V <sub>DDIO</sub> - 0.4				

### **Electrical Characteristics (continued)**

(Limits are 100% tested at  $T_A$  = +25°C and  $T_A$  = +85°C. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Specifications marked GBD are guaranteed by design and not production tested. Specifications to -20°C are guaranteed by design and are not production tested.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Combined I <sub>OL</sub> , All GPIO Pins	I <sub>OL_TOTAL</sub>				48	mA
		I <sub>OH</sub> = -2mA, V <sub>DDIO</sub> = V <sub>DDIOH</sub> = 1.71V, V <sub>DDIO</sub> selected as I/O supply, normal drive configuration	V <sub>DDIO</sub> - 0.4			
Output High Voltage for All GPIO Pins	$V_{OH}$	I <sub>OH</sub> = -8mA, V <sub>DDIO</sub> = V <sub>DDIOH</sub> = 1.71V, V <sub>DDIO</sub> selected as I/O supply, fast drive configuration	V <sub>DDIO</sub> - 0.4			V
		I <sub>OH</sub> = -300μA, V <sub>DDIOH</sub> = 3.6V, V <sub>DDIOH</sub> selected as I/O supply	V <sub>DDIOH</sub> - 0.45			
Ouput High Voltage for All GPIO Pins	V <sub>OH</sub>	V <sub>DDIO</sub> = 1.71V, V <sub>DDIOH</sub> = 3.6V. V <sub>DDIO</sub> selected as I/O supply, I <sub>OH</sub> = -2mA	V <sub>DDIO</sub> - 0.45			V
Combined I <sub>OH</sub> , All GPIO Pins	I <sub>OH_TOTAL</sub>				-48	mA
Input/Output Pin Ca- pacitance for All Pins	C <sub>IO</sub>			3		pF
Input Leakage Current Low	I <sub>IL</sub>	$V_{\rm DDIO}$ = 1.89V, $V_{\rm DDIOH}$ = 3.6V, $V_{\rm DDIOH}$ selected as I/O supply, $V_{\rm IN}$ = 0V, internal pullup disabled	-100		+100	nA
	I <sub>IH</sub>	$V_{\rm DDIO}$ = 1.89V, $V_{\rm DDIOH}$ = 3.6V, $V_{\rm DDIOH}$ selected as I/O supply, $V_{\rm IN}$ = 3.6V, internal pulldown disabled	-100		+100	nA
Input Leakage Current High	l <sub>OFF</sub>	$V_{DDIO}$ = 0V, $V_{DDIOH}$ = 0V, $V_{DDIO}$ selected as I/O supply, $V_{IN}$ < 1.89V	-1		+1	
	I <sub>IH3V</sub>	$V_{DDIO} = V_{DDIOH} = 1.71V$ , $V_{DDIO}$ selected as I/O supply, $V_{IN} = 3.6V$	-2		+2	- μA
Input Pullup Resistor RSTN, SRSTN, TMS, TCK, TDI	R <sub>PU</sub>			25		kΩ
Input Pullup/Pulldown	R <sub>PU1</sub>	Normal resistance		25		kΩ
Resistor for All GPIO Pins	R <sub>PU2</sub>	Highest resistance		1		ΜΩ
FLASH MEMORY			1			
Page Size		2MB flash		8		kB
Flash Erase Time	t <sub>M_ERASE</sub>	Mass erase 30		30		ms
	t <sub>P_ERASE</sub>	Page erase		30		1
Flash Programming Time per Word	t <sub>PROG</sub>			60		μs
Flash Endurance			10			kcycles
Data Retention	t <sub>RET</sub>	T <sub>A</sub> = +85°C	10			years

### **ADC Electrical Characteristics**

(Internal bandgap reference selected, ADC\_SCALE = ADC\_REFSCL = 1, unless otherwise specified. Specifications marked GBD are guaranteed by design and not production tested.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Resolution				10		Bits
ADC Clock Rate	f <sub>ACLK</sub>		0.1		8	MHz
ADC Clock Period	t <sub>ACLK</sub>			1/f <sub>ACLK</sub>		μs
		AIN[3:0], ADC_CHSEL = 0-3, BUF_BY- PASS = 0	0.05		V <sub>DDA</sub> - 0.05	
January Notice of December 1	.,	AIN[1:0], ADC_CHSEL = 4-5, BUF_BY- PASS = 0	0.05		5.5	
Input Voltage Range	$V_{AIN}$	AIN[3:0], ADC_CHSEL = 0-3, BUF_BY- PASS = 1	V <sub>SSA</sub>		$V_{DDA}$	V
		AIN[1:0], ADC_CHSEL = 4-5, BUF_BY- PASS = 1	V <sub>SSA</sub>		5.5	
Input Impedance	R <sub>AIN</sub>	AIN[1:0], ADC_CHSEL = 4-5, ADC active		45		kΩ
land Dimonia Comment	1	Switched capactiance input current, ADC active, ADC buffer bypassed		4.5		μA
Input Dynamic Current	l <sub>AIN</sub>	Switched capacitance input current, ADC active, ADC buffer enabled		50		nA
Analog Input		Fixed capacitance to V <sub>SSA</sub>		1		pF
Capacitance	C <sub>AIN</sub>	Dynamically switched capacitance		250		fF
Integral Nonlinearity	INL				±2	LSb
Differential Nonlinearity	DNL				±1	LSb
Offset Error	Vos			±1		LSb
Gain Error	GE			±2		LSb
Signal to Noise Ratio	SNR			58.5		dB
Signal to Noise and Distortion	SINAD			58.5		dB
Total Harmonic Distortion	THD			68.5		dB
Spurious Free Dynamic Range	SFDR			74		dB
ADC Active Current	I <sub>ADC</sub>	ADC active, reference buffer enabled, input buffer disabled		240		μA
Input Buffer Active Current	I <sub>INBUF</sub>			53		μA

### **ADC Electrical Characteristics (continued)**

(Internal bandgap reference selected, ADC\_SCALE = ADC\_REFSCL = 1, unless otherwise specified. Specifications marked GBD are guaranteed by design and not production tested.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
ADC Setup Time	t <sub>ADC_SU</sub>	Any powerup of: ADC clock, ADC bias, reference buffer or input buffer to CpuAdcStart			10	μs
		Any power-up of: ADC clock or ADC bias to CpuAdcStart			48	t <sub>ACLK</sub>
ADC Output Latency	t <sub>ADC</sub>			1025		tACLK
ADC Sample Rate	f <sub>ADC</sub>				7.8	ksps
ADC lamit Lagliana		AIN0 or AIN1, ADC inactive or channel not selected		0.12	4	
ADC Input Leakage	IADC_LEAK	AIN2 or AIN3, ADC inactive or channel not selected.		0.02	1	- nA
AIN0/AIN1 Resistor Divider Error		ADC_CHSEL = 4 or 5, not including ADC offset/gain error		±2		LSb
Full-Scale Voltage	V <sub>FS</sub>	ADC code = 0x3FF		1.2		V
External Reference Voltage	V <sub>REF_EXT</sub>	ADC_XREF = 1	1.17	1.23	1.29	V
Bandgap Temperature Coefficient	V <sub>TEMPCO</sub>	Box method		30		ppm
Reference Dynamic Current	I <sub>REF_EXT</sub>	ADC_XREF = 1, ADC active		4.1		μА
Reference Input Capacitance	C <sub>REFIN</sub>	Dynamically switched capacitance, ADC_ XREF = 1, ADC active		250		fF

### **USB Electrical Characteristics**

(Guaranteed by design and not production tested.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
USB PHY Supply Voltage	$V_{DDB}$		2.97	3.3	3.63	V
Single-Ended Input High Voltage DP, DM	V <sub>IHD</sub>	D 2				V
Single-Ended Input Low Voltage DP, DM	V <sub>ILD</sub>				0.8	V
Output Low Voltage DP, DM	V <sub>OLD</sub>	$R_L$ = 1.5kΩ from DP to 3.6V			0.3	V
Output High Voltage DP, DM	V <sub>OHD</sub>	$R_L$ = 15kΩ from DP and DM to $V_{SS}$	2.8			V
Differential Input Sensitivity DP, DM	V <sub>DI</sub>	DP to DM	0.2			V
Common-Mode Voltage Range	V <sub>CM</sub>	Includes V <sub>DI</sub> range	0.8		2.5	V
Single-Ended Receiver Threshold	$V_{SE}$		0.8		2.0	V
Single-Ended Receiver Hysteresis	$V_{SEH}$			200		mV
Differential Output Sig- nal Cross-Point Voltage	V <sub>CRS</sub>	C <sub>L</sub> = 50pF	1.3		2.0	V
DP, DM Off-State Input Impedance	$R_{LZ}$		300			kΩ
Driver Output Impedance	R <sub>DRV</sub>	Steady-state drive	28		44	Ω
DP Pull-up Resistor	R <sub>PU</sub>	Idle	0.9		1.575	kΩ
Di Tull-up Nesisioi	ייאט	Receiving	1.425		3.09	N32

### **USB Timing Electrical Characteristics**

(AC Electrical Specifications are guaranteed by design and are not production tested,  $V_{DD18} = V_{RST}$  to 1.89V,  $V_{DDB} = 3.63$ V,  $T_{A} = -20$ °C to +85°C, Guaranteed by design and not production tested.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
DP, DM Rise Time (Transmit)	t <sub>R</sub>	C <sub>L</sub> = 50pF	4		20	ns
DP, DM Fall Time (Transmit)	t <sub>F</sub>	C <sub>L</sub> = 50pF	4		20	ns
Rise/Fall Time Matching (Transmit)	$t_R, t_F$	C <sub>L</sub> = 50pF	90		110	%


### **Electrical Characteristics - I<sup>2</sup>C BUS**


(Guaranteed by design and not production tested.)


PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
CCI Clock Fraguency	£	Standard mode		100		lal I=
SCL Clock Frequency	f <sub>SCL</sub>	Fast mode		400		kHz
		Fast mode, V <sub>DDIO</sub> selected as I/O supply	0.7 × V <sub>DDIO</sub>			
		Fast mode, V <sub>DDIOH</sub> selected as I/O supply	0.7 × V <sub>DDIOH</sub>			
Input High Voltage	V <sub>IH</sub> _I2C	Standard mode, V <sub>DDIO</sub> selected as I/O supply	0.7 × V <sub>DDIO</sub>			V
		Standard mode, V <sub>DDIOH</sub> selected as I/O supply	0.7 × V <sub>DDIOH</sub>			
		Fast mode, V <sub>DDIO</sub> selected as I/O supply			0.3 × V <sub>DDIO</sub>	
lanut Law Valtage		Fast mode, V <sub>DDIOH</sub> selected as I/O supply			0.3 × V <sub>DDIOH</sub>	V
Input Low Voltage	V <sub>IL_I2C</sub>	Standard mode, V <sub>DDIO</sub> selected as I/O supply			0.3 × V <sub>DDIO</sub>	V
		Standard mode, V <sub>DDIOH</sub> selected as I/O supply			0.3 × V <sub>DDIOH</sub>	
Input Hysteresis (Schmitt)	V <sub>IHYS_I2C</sub>	Fast-mode		300		mV
Output Logic-Low (Open	V <sub>OL 12C</sub>	$V_{\rm DDIO}$ = $V_{\rm DDIOH}$ = 1.71V, $V_{\rm DDIO}$ selected as I/O supply, $I_{\rm OL}$ = 4mA, normal drive configuration		0.2	0.4	V
Drain or Open Collector)		$V_{\rm DDIO}$ = 1.71V $V_{\rm DDIOH}$ = 2.97V, $V_{\rm DDIOH}$ selected as I/O supply, $I_{\rm OL}$ = 300μA		0.2	0.45	


### **Typical Operating Characteristics**

 $(V_{DD12} = 1.2V, V_{DD18} = 1.8V)$ 









## **Pin Configuration**

### 100-WLP

ТО	P VIEW (BUMPS C	N BOTTOM)								
	1	2	3	4	5	6	7	8	9	10
A	, N.C.	(VDDIOH)	Vssa	VREF	AINO	(AIN1)	(AIN2)	AIN3	(V <sub>DD18</sub> )	(N.C.)
В	(P8.1)	SRSTN	RSTN	VDDA	TCK	TMS	TDO	TDI	Vss	32KIN
С	P8.0	P0.1	P0.0	P6.0	P5.7	P5.5	P5.4	P5.2	VRTC	(32KOUT)
D	P7.7	P0.4	P0.5	(P0.3)	P0.2	P5.6	(P5.3)	P5.0	VDDB	Vss
E	P7.6	P1.0	P0.7	P0.6	(P1.1)	P1.5	(P3.1)	P5.1	(DP)	VDDIO
F	P7.5	(VDD12)	P1.3	P1.2	(P1.4)	P3.0	P3.5	P3.7	(DM)	P4.7
G	P7.4	Vss	P1.6	P1.7	P2.4	P2.6	P3.4	P4.4	P4.6	(P4.5)
Н	P7.3	VDDIO	P2.1	P2.2	P2.5	P2.7	(P3.2)	P4.1	(P4.3)	P4.2
J	(P7.2)	Vss	P2.0	P2.3	(V <sub>DD18</sub> )	Vss	P3.3	P3.6	P4.0	P6.1
К	N.C.	(P7.1)	P7.0	P6.7	P6.6	P6.5	P6.4	P6.3	P6.2	N.C.

### **Bump Description**

BUMP	NAME	FUNCTION					
POWER PINS							
D9	V <sub>DDB</sub>	USB Transceiver Supply Voltage. This pin must be bypassed to $V_{SS}$ with a 1.0 $\mu$ F capacitor as close as possible to the package.					
F2	V <sub>DD12</sub>	1.2V Nominal Supply Voltage. This pin must be bypassed to $V_{SS}$ with a 1.0 $\mu$ F capacitor as close a possible to the package.					
С9	V <sub>RTC</sub>	RTC Supply Voltage. This pin must be bypassed to $V_{SS}$ with a 1.0 $\mu$ F capacitor as close as possibl to the package.					
B4	$V_{DDA}$	Analog Supply Voltage. This pin must be bypassed to $V_{SSA}$ with a 1.0 $\mu F$ capacitor as close as possible to this pin.					
J5, A9	V <sub>DD18</sub>	1.8V Supply Voltage. This pin must be bypassed to $V_{SS}$ with a 1.0 $\mu$ F capacitor as close as possible to the package.					
H2, E10	V <sub>DDIO</sub>	I/O Supply Voltage. $1.8V \le V_{DDIO} \le 3.6V$ . See EC table for $V_{DDIO}$ specification. This pin must be bypassed to $V_{SS}$ with a $1.0\mu F$ capacitor as close as possible to the package.					
A2 V <sub>DDIOH</sub>		I/O Supply Voltage, High. $1.8V \le V_{DDIOH} \le 3.6V$ , always with $V_{DDIOH} \ge V_{DDIO}$ . See EC table for $V_{DDIOH}$ specification. This pin must be bypassed to VSS with a $1.0\mu F$ capacitor as close as possible to the package.					
A4	V <sub>REF</sub>	ADC Reference. This pin must be left unconnected if an external reference is not used.					
B9, D10, G2, J6, J2	V <sub>SS</sub>	Digital Ground					
A3	V <sub>SSA</sub>	Analog Ground					
<b>CLOCK PINS</b>							
C10	32KOUT	32KHz Crystal Oscillator Output					
B10 32KIN		32kHz Crystal Oscillator Input. Connect a 6pF 32kHz crystal between 32KIN and 32KOUT for RTC operation. Optionally, an external clock source can be driven on 32KIN if the 32KOUT pin is left unconnected. A 32kHz crystal or external clock source is required for proper USB operation.					
USB PINS							
E9	DP	USB DP Signal. This bidirectional pin carries the positive differential data or single-ended data. This pin is weakly pulled high internally when the USB is disabled.					
F9	DM	USB DM Signal. This bidirectional pin carries the negative differential data or single-ended data. This pin is weakly pulled high internally when the USB is disabled.					
JTAG PINS							
B5	TCK/SWCLK	JTAG Clock or Serial Wire Debug Clock. This pin has an internal 25KΩ pullup to V <sub>DDIO</sub> .					
B6	TMS/SWDIO	JTAG Test Mode Select or Serial Wire Debug I/O. This pin has an internal 25KΩ pullup to V <sub>DDIO</sub> .					
B7	TDO	JTAG Test Data Output					
B8	TDI	JTAG Test Data Input. This pin has an internal 25kΩ pullup to V <sub>DDIO</sub> .					

## **Bump Description (continued)**

BUMP	NAME	FUNCTION
H6	P2.7	GPIO Port 2.7
F6	P3.0	GPIO Port 3.0
E7	P3.1	GPIO Port 3.1
H7	P3.2	GPIO Port 3.2
J7	P3.3	GPIO Port 3.3
G7	P3.4	GPIO Port 3.4
F7	P3.5	GPIO Port 3.5
J8	P3.6	GPIO Port 3.6
F8	P3.7	GPIO Port 3.7
J9	P4.0	GPIO Port 4.0
H8	P4.1	GPIO Port 4.1
H10	P4.2	GPIO Port 4.2
H9	P4.3	GPIO Port 4.3
G8	P4.4	GPIO Port 4.4
G10	P4.5	GPIO Port 4.5
G9	P4.6	GPIO Port 4.6
F10	P4.7	GPIO Port 4.7
D8	P5.0	GPIO Port 5.0
E8	P5.1	GPIO Port 5.1
C8	P5.2	GPIO Port 5.2
D7	P5.3	GPIO Port 5.3
C7	P5.4	GPIO Port 5.4
C6	P5.5	GPIO Port 5.5
D6	P5.6	GPIO Port 5.6
C5	P5.7	GPIO Port 5.7
C4	P6.0	GPIO Port 6.0
J10	P6.1	GPIO Port 6.1
K9	P6.2	GPIO Port 6.2
K8	P6.3	GPIO Port 6.3
K7	P6.4	GPIO Port 6.4
K6	P6.5	GPIO Port 6.5
K5	P6.6	GPIO Port 6.6
K4	P6.7	GPIO Port 6.7
K3	P7.0	GPIO Port 7.0
K2	P7.1	GPIO Port 7.1
J1	P7.2	GPIO Port 7.2
H1	P7.3	GPIO Port 7.3
G1	P7.4	GPIO Port 7.4
F1	P7.5	GPIO Port 7.5

### MAX32630/MAX32631

# Ultra-Low Power, High-Performance Cortex-M4F Microcontroller for Wearables

## **Bump Description (continued)**

BUMP	NAME	FUNCTION			
E1	P7.6	GPIO Port 7.6			
D1	P7.7	GPIO Port 7.7			
C1	P8.0	GPIO Port 8.0			
B1	P8.1	GPIO Port 8.1			
A1	N.C.	Not Connected.			
A10	N.C.	Not Connected.			
K1	N.C.	Not Connected.			
K10	N.C.	Not Connected.			
ANALOG INPUT PINS					
A5	AIN0	ADC Input 0. 5V tolerant input.			
A6	AIN1	ADC Input 1. 5V tolerant input.			
A7	AIN2	ADC Input 2			
A8	AIN3	ADC Input 3			

#### MAX32630/MAX32631

## Ultra-Low Power, High-Performance Cortex-M4F Microcontroller for Wearables

### **Detailed Description**

The MAX32630/MAX32631 is a low-power, mixed signal microcontroller based on the ARM Cortex-M4 32-bit core with a maximum operating frequency of 96MHz. The MAX32631 is a secure version of the MAX32630, incorporating a trust protection unit (TPU) with encryption and advanced security features.

Application code executes from an onboard 2MB program flash memory, with up to 512KB SRAM available for general application use. An 8KB instruction cache improves execution throughput, and a transparent code scrambling scheme is used to protect customer intellectual property residing in the program flash memory. Additionally, a SPI execute in place (XIP) external memory interface allows application code and data (up to 16MB) to be accessed from an external SPI memory device.

A 10-bit delta-sigma ADC is provided with a multiplexer front end for four external input channels (two of which are 5V tolerant) and six internal channels. An onboard temperature sensor block allows direct die temperature measurement without requiring any external system components. Dedicated divided supply input channels allow direct monitoring of onboard power supplies such as V<sub>DD12</sub>, V<sub>DD18</sub>, V<sub>DDB</sub>, and V<sub>RTC</sub> by the ADC. Built-in limit monitors allow converted input samples to be compared against user-configurable high and low limits, with an option to trigger an interrupt and wake the CPU from a low power mode if attention is required.

A wide variety of communications and interface peripherals are provided, including a USB 2.0 slave interface, three master SPI interfaces, one slave SPI interface, four UART interfaces with multidrop support, three master I<sup>2</sup>C interfaces, and a slave I<sup>2</sup>C interface.

#### **ARM Cortex-M4F Processor**

The ARM Cortex-M4F processor is ideal for the emerging category of wearable medical and wellness applications. The architecture combines high-efficiency signal processing functionality with low power, low cost, and ease of use.

The Cortex-M4F DSP supports single instruction multiple data (SIMD) path DSP extensions, providing:

- Four parallel 8-bit add/sub
- Floating point single precision

- Two parallel 16-bit add/sub
- Two parallel MACs
- 32- or 64-bit accumulate
- Signed, unsigned, data with or without saturation

#### **Analog-to-Digital Converter**

The 10-bit delta-sigma ADC provides 4 external inputs and can also be configured to measure all internal power supplies. It operates at a maximum of 7.8ksps. AINO and AIN1 are 5V tolerant, making them suitable for monitoring batteries.

An optional feature allows samples captured by the ADC to be automatically compared against user-programmable high and low limits. Up to four channel limit pairs can be configured in this way. The comparison allows the ADC to trigger an interrupt (and potentially wake the CPU from a low-power sleep mode) when a captured sample goes outside the preprogrammed limit range. Since this comparison is performed directly by the sample limit monitors, it can be performed even while the main CPU is suspended in a low power mode.

The ADC reference is selectable:

- Internal bandgap
- External reference
- V<sub>DD18</sub>. This option disables the reference buffer to minimize power consumption.

#### **Pulse Train Engine**

Sixteen independent pulse train generators provide either a square wave or a repeating pattern from 2 bits to 32 bits in length. The frequency of each enabled pulse train generator is also set separately, based on a divide down (divide by 2, divide by 4, divide by 8, etc.) of the input pulse train module clock.

Any single pulse train generator or any desired group of pulse train generators can be restarted at the beginning of their patterns and synchronized with one another ensuring simultaneous startup. Additionally, each pulse train can operate in a single shot mode.

#### **Clocking Scheme**

The high-frequency internal relaxation oscillator operates at a nominal frequency of 96MHz. It is the primary clock source for the digital logic and peripherals. Select a 4MHz internal oscillator to optimize active power consumption. Wakeup is possible from either the 4MHz internal oscillator or the 96MHz internal oscillator. An external 32.768kHz timebase is required when using the RTC or USB features of the device. The time base can be generated by attaching a 32kHz crystal connected between 32KIN and 32KOUT, or an external clock source can also be applied to the 32KIN pin. The external clock source must meet the electrical/timing requirements in the EC

table. The 32kHz output can be directed out to pin P1.7 and remains active in all low power modes including LP0.

#### **Interrupt Sources**

The ARM nested vector interrupt controller (NVIC) provides a high-speed, deterministic interrupt response, interrupt masking, and multiple interrupt sources. Each peripheral is connected to the NVIC and can have multiple interrupt flags to indicate the specific source of the interrupt within the peripheral. 55 distinct interrupts can be grouped by firmware into 8 levels of priority (including internal and external interrupts). There are 9 interrupts for the GPIO ports, one for each port.




Figure 2. MAX32630/MAX32631 Clock Scheme

#### Real-Time Clock and Wake-Up Timer

A real-time clock (RTC) keeps the time of day in absolute seconds. The 32-bit seconds register can count up to approximately 136 years and be translated to calendar format by application software. A time-of-day alarm and independent subsecond alarm can cause an interrupt or wake the device from stop mode. The minimum wake-up interval is 244 $\mu$ s. The V<sub>RTC</sub> supports SRAM retention in power mode LP0.

#### **CRC Module**

A CRC hardware module is included to provide fast calculations and data integrity checks by application software. The CRC module supports both the CRC-16-CCITT and CRC-32 ( $X^{32} + X^{26} + X^{23} + X^{22} + X^{16} + X^{12} + X^{11} + X^{10} + X^{8} + X^{7} + X^{5} + X^{4} + X^{2} + X + 1$ ) polynomials.

#### **Watchdog Timers**

Two independent watchdog timers (WDT1 and WDT2) with window support are provided. The watchdog timers are independent and have multiple clock source options to ensure system security. The watchdog uses a 32-bit timer with prescaler to generate the watchdog reset. When enabled, the watchdog timers must be written prior to timeout or within a window of time if window mode is enabled. Failure to write the watchdog timer during the programmed timing window results in a watchdog timeout. The WDT1 or WDT2 flags are set on reset if a watchdog expiration caused the system reset. The clock source options for the watchdog timers WDT1 and WDT2 include:

Scaled system clock

- Real-time clock
- Power management clock

A third watchdog timer (WDT3) is provided for recovery from runaway code or system unresponsiveness. This recovery watchdog uses a 16-bit timer to generate the watchdog reset. When enabled, this watchdog must be written prior to timeout, resulting in a watchdog timeout. The WDT3 flag is set on reset if a watchdog expiration caused the system reset. The clock source for the recovery watchdog is the 8kHz nano ring, and the granularity of the timeout period is intended only for system recovery.

#### **Programmable Timers**

Six 32-bit timers provide timing, capture/compare, or generation of pulse-width modulated (PWM) signals. Each of the 32-bit timers can also be split into two 16-bit timers, enabling 12 standard 16-bit timers.

32-bit timer features:

- 32-bit up/down autoreload
- Programmable 16-bit prescaler
- PWM output generation
- Capture, compare, and capture/compare capability
- GPIOs can be assigned as external timer inputs, clock gating or capture, limited to an input frequency of 1/4 of the peripheral clock frequency
- Timer output pin
- Configurable as 2x 16-bit general purpose timers
- Timer interrupt




Figure 4. Timer Block Diagram, 32-Bit Mode

## **Applications Information**

**Table 1. General-Purpose I/O Matrix** 

	PRIMARY FUNCTION	SECONDARY FUNCTION	TERTIARY FUNCTION	QUATER- NARY FUNC- TION	PULSE TRAIN	TIMER INPUT	GPIO INTER- RUPT
P0.0	UART0A_RX	UART0B_TX			PT_PT0	TIMER_TMR0	GPIO_INT(P0)
P0.1	UART0A_TX	UART0B_RX			PT_PT1	TIMER_TMR1	GPIO_INT(P0)
P0.2	UART0A_CTS	UART0B_RTS			PT_PT2	TIMER_TMR2	GPIO_INT(P0)
P0.3	UART0A_RTS	UART0B_CTS			PT_PT3	TIMER_TMR3	GPIO_INT(P0)
P0.4	SPIM0A_SCK				PT_PT4	TIMER_TMR4	GPIO_INT(P0)
P0.5	SPIM0A_MOSI/ SDIO0				PT_PT5	TIMER_TMR5	GPIO_INT(P0)
P0.6	SPIM0A_MISO/ SDIO1				PT_PT6	TIMER_TMR0	GPIO_INT(P0)
P0.7	SPIM0A_SS0				PT_PT7	TIMER_TMR1	GPIO_INT(P0)
P1.0	SPIM1A_SCK	SPIX0A_SCK			PT_PT8	TIMER_TMR2	GPIO_INT(P1)
P1.1	SPIM1A_MOSI/ SDIO0	SPIX0A_ SDIO0			PT_PT9	TIMER_TMR3	GPIO_INT(P1)
P1.2	SPIM1A_MISO/ SDIO1	SPIX0A_ SDIO1			PT_PT10	TIMER_TMR4	GPIO_INT(P1)
P1.3	SPIM1A_SS0	SPIX0A_SS0			PT_PT11	TIMER_TMR5	GPIO_INT(P1)
P1.4	SPIM1A_SDIO2	SPIX0A_ SDIO2			PT_PT12	TIMER_TMR0	GPIO_INT(P1)
P1.5	SPIM1A_SDIO3	SPIX0A_ SDIO3			PT_PT13	TIMER_TMR1	GPIO_INT(P1)
P1.6	I2CM0A/S0A_SDA				PT_PT14	TIMER_TMR2	GPIO_INT(P1)
P1.7	I2CM0A/S0A_SCL				PT_PT15	TIMER_TMR3	GPIO_INT(P1)
P2.0	UART1A_RX	UART1B_TX			PT_PT0	TIMER_TMR4	GPIO_INT(P2)
P2.1	UART1A_TX	UART1B_RX			PT_PT1	TIMER_TMR5	GPIO_INT(P2)
P2.2	UART1A_CTS	UART1B_RTS			PT_PT2	TIMER_TMR0	GPIO_INT(P2)
P2.3	UART1A_RTS	UART1B_CTS			PT_PT3	TIMER_TMR1	GPIO_INT(P2)
P2.4	SPIM2A_SCK				PT_PT4	TIMER_TMR2	GPIO_INT(P2)
P2.5	SPIM2A_MOSI/ SDIO0				PT_PT5	TIMER_TMR3	GPIO_INT(P2)
P2.6	SPIM2A_MISO/ SDIO1				PT_PT6	TIMER_TMR4	GPIO_INT(P2)
P2.7	SPIM2A_SS0				PT_PT7	TIMER_TMR5	GPIO_INT(P2)
P3.0	UART2A_RX	UART2B_TX			PT_PT8	TIMER_TMR0	GPIO_INT(P3)
P3.1	UART2A_TX	UART2B_RX			PT_PT9	TIMER_TMR1	GPIO_INT(P3)
P3.2	UART2A_CTS	UART2B_RTS			PT_PT10	TIMER_TMR2	GPIO_INT(P3)
P3.3	UART2A_RTS	UART2B_CTS			PT_PT11	TIMER_TMR3	GPIO_INT(P3)
P3.4	I2CM1A/S0B_SDA	SPIM2A_SS1			PT_PT12	TIMER_TMR4	GPIO_INT(P3)

Table 1. General-Purpose I/O Matrix (continued)

	PRIMARY FUNCTION	SECONDARY FUNCTION	TERTIARY FUNCTION	QUATER- NARY FUNC- TION	PULSE TRAIN	TIMER INPUT	GPIO INTER- RUPT
P3.5	I2CM1A/S0B_SCL	SPIM2A_SS2			PT_PT13	TIMER_TMR5	GPIO_INT(P3)
P3.6	SPIM1A_SS1	SPIX_SS1			PT_PT14	TIMER_TMR0	GPIO_INT(P3)
P3.7	SPIM1A_SS2	SPIX_SS2			PT_PT15	TIMER_TMR1	GPIO_INT(P3)
P4.0	OWM_I/O	SPIM2A_SR0			PT_PT0	TIMER_TMR2	GPIO_INT(P4)
P4.1	OWM_PUPEN	SPIM2A_SR1			PT_PT1	TIMER_TMR3	GPIO_INT(P4)
P4.2	SPIM0A_SDIO2	SPIS0A_ SDIO2			PT_PT2	TIMER_TMR4	GPIO_INT(P4)
P4.3	SPIM0A_SDIO3	SPIS0A_ SDIO3			PT_PT3	TIMER_TMR5	GPIO_INT(P4)
P4.4	SPIM0A_SS1	SPIS0A_ SCLK			PT_PT4	TIMER_TMR0	GPIO_INT(P4)
P4.5	SPIM0A_SS2	SPIS0A_ MOSI/SDIO0			PT_PT5	TIMER_TMR1	GPIO_INT(P4)
P4.6	SPIM0A_SS3	SPIS0A_ MISO/SDIO1			PT_PT6	TIMER_TMR2	GPIO_INT(P4)
P4.7	SPIM0A_SS4	SPIS0A_SSEL			PT_PT7	TIMER_TMR3	GPIO_INT(P4)
P5.0		SPIM2B_SCK			PT_PT8	TIMER_TMR4	GPIO_INT(P5)
P5.1		SPIM2B_ MOSI/SDIO0			PT_PT9	TIMER_TMR5	GPIO_INT(P5)
P5.2		SPIM2B_ MISO/SDIO1			PT_PT10	TIMER_TMR0	GPIO_INT(P5)
P5.3		SPIM2B_SS0	UART3A_RX	UART3B_TX	PT_PT11	TIMER_TMR1	GPIO_INT(P5)
P5.4		SPIM2B_ SDIO2	UART3A_TX	UART3B_RX	PT_PT12	TIMER_TMR2	GPIO_INT(P5)
P5.5		SPIM2B_ SDIO3	UART3A_CTS	UART3B_RTS	PT_PT13	TIMER_TMR3	GPIO_INT(P5)
P5.6		SPIM2B_SR	UART3A_RTS	UART3B_CTS	PT_PT14	TIMER_TMR4	GPIO_INT(P5)
P5.7	I2CM2A/S0C_SDA	SPIM2B_SS1			PT_PT15	TIMER_TMR5	GPIO_INT(P5)
P6.0	I2CM2A/S0C_SCL	SPIM2B_SS2			PT_PT0	TIMER_TMR0	GPIO_INT(P6)
P6.1	SPIM2C_SCK	SPIS0B_SCK			PT_PT1	TIMER_TMR1	GPIO_INT(P6)
P6.2	SPIM2C_MOSI/ SDIO0	SPIS0B_ MOSI/SDIO0			PT_PT2	TIMER_TMR2	GPIO_INT(P6)
P6.3	SPIM2C_MISO/ SDIO1	SPIS0B_ MISO/SDIO1			PT_PT3	TIMER_TMR3	GPIO_INT(P6)
P6.4	SPIM2C_SS0	SPIS0B_SSEL			PT_PT4	TIMER_TMR4	GPIO_INT(P6)
P6.5	SPIM2C_SDIO2	SPIS0B_ SDIO2			PT_PT5	TIMER_TMR5	GPIO_INT(P6)
P6.6	SPIM2C_SDIO3	SPIS0B_ SDIO3			PT_PT6	TIMER_TMR0	GPIO_INT(P6)
P6.7	SPIM2C_SR0	I2CM2B/ SE_SDA			PT_PT7	TIMER_TMR1	GPIO_INT(P6)

### MAX32630/MAX32631

## Ultra-Low Power, High-Performance Cortex-M4F Microcontroller for Wearables

### **Revision History**

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	3/16	Initial release	_

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim Integrated's website at www.maximintegrated.com.

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.