# E·XFLAnalog Devices Inc./Maxim Integrated - MAX32631IWQ+T Datasheet



#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details


Product Status	Active
Core Processor	ARM® Cortex®-M4F
Core Size	32-Bit Single-Core
Speed	96MHz
Connectivity	1-Wire, I <sup>2</sup> C, SPI, UART/USART, USB
Peripherals	Brown-out Detect/Reset, POR, PWM, TPU, WDT
Number of I/O	66
Program Memory Size	2MB (2M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	512K x 8
Voltage - Supply (Vcc/Vdd)	1.14V ~ 3.6V
Data Converters	A/D 4x10b
Oscillator Type	Internal
Operating Temperature	-20°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-WFBGA, WLBGA
Supplier Device Package	100-WLP (4.4x4.4)
Purchase URL	https://www.e-xfl.com/product-detail/analog-devices/max32631iwq-t

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

### Ultra-Low Power, High-Performance Cortex-M4F Microcontroller for Wearables

#### Simplified Block Diagram



#### Ultra-Low Power, High-Performance Cortex-M4F Microcontroller for Wearables

#### **Absolute Maximum Ratings**

(All voltages with respect to V <sub>SS</sub> , unless otherv	vise noted.)	AIN[3:2]0.3V to +3.6	ν
V <sub>DD18</sub>	0.3V to +1.89V	V <sub>DDIO</sub> 0.3V to +3.6	
V <sub>DD12</sub>	0.3V to +1.26V	V <sub>DDIOH</sub> 0.3V to +3.6	ίV
V <sub>DDA</sub> relative to V <sub>SSA</sub>	0.3V to +1.89V	Total Current into All V <sub>DD18</sub> Power Pins (sink)100m	١A
V <sub>RTC</sub>	0.3V to +1.89V	Total Current into V <sub>SS</sub> 100m	١A
V <sub>DDB</sub>	0.3V to +3.6V	Output Current (sink) by Any I/O Pin25m	۱A
V <sub>REF</sub>	0.3V to +3.6V	Output Current (source) by Any I/O Pin25m	١A
32KIN, 32KOUT	0.3V to +3.6V	Operating Temperature Range20°C to +85°	С
RSTN, SRSTN, DP, DM, GPIO, JTAG	0.3V to +3.6V	Storage Temperature Range65°C to +150°	С
AIN[1:0]	0.3V to +5.5V	Soldering Temperature (reflow)+260°	С

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **Package Information**

#### 100 WLP

Package Code	W1004D4+1
Outline Number	21-0452
Land Pattern Number	Refer to Application Note 1891
Thermal Resistance, Single-Layer Board	
Junction-to-Ambient (θ <sub>JA</sub> )	N/A
Junction-to-Case Thermal Resistance ( $\theta_{JC}$ )	N/A
Thermal Resistance, Four-Layer Board	
Junction-to-Ambient (θ <sub>JA</sub> )	38.9°C/W
Junction-to-Case Thermal Resistance ( $\theta_{JC}$ )	N/A

For the latest package outline information and land patterns (footprints), go to <u>www.maximintegrated.com/packages</u>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.

### Ultra-Low Power, High-Performance Cortex-M4F Microcontroller for Wearables

#### **Electrical Characteristics (continued)**

(Limits are 100% tested at  $T_A = +25^{\circ}$ C and  $T_A = +85^{\circ}$ C. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Specifications marked GBD are guaranteed by design and not production tested. Specifications to -20°C are guaranteed by design and are not production tested.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
V <sub>DD12</sub> Fixed Current,		Measured on the V <sub>DD12</sub> pin, ARM in sleep mode, PMU with two channels active, 96MHz oscillator selected as system clock		173		
LP2 Mode	IDD12_FLP2	Measured on the V <sub>DD12</sub> pin, ARM in sleep mode, PMU with two channels active, 4MHz oscillator selected as system clock		72		μA
V <sub>DD18</sub> Fixed Current,		Measured on the $V_{DD18}$ + $V_{DDA}$ device pins, ARM in sleep mode, PMU with two channels active, 96MHz oscillator selected as system clock		366		
LP2 Mode	<sup>I</sup> DD18_FLP2	Measured on the $V_{DD18} + V_{DDA}$ device pins. ARM in sleep mode, PMU with two channels active, 4MHz oscillator selected as system clock		33		μΑ
V <sub>DD12</sub> Fixed Current, LP1 Mode	IDD12_FLP1	Standby state with full data retention		1.86		μA
V <sub>DD18</sub> Fixed Current, LP1 Mode	I <sub>DD18_FLP1</sub>	Standby state with full data retention		120		nA
V <sub>RTC</sub> Fixed Current, LP1 Mode	IDDRTC_FLP1	RTC enabled, retention regulator powered by $V_{DD12}$		505		nA
V <sub>DD12</sub> Fixed Current, LP0 Mode	IDD12_FLP0			14		nA
V <sub>DD18</sub> Fixed Current, LP0 Mode	IDD18_FLP0			120		nA
V <sub>RTC</sub> Fixed Current,	IDDRTC_FLP0	RTC enabled		505		nA
LP0 Mode		RTC disabled		105		
LP2 Mode Resume Time	<sup>t</sup> LP2_ON			0		μs
LP1 Mode Resume Time	<sup>t</sup> LP1_ON			5		μs
LP0 Mode Resume Time	<sup>t</sup> LP0_ON	Polling flash ready		11		μs
JTAG						
Input Low Voltage for TCK, TMS, TDI	V <sub>IL</sub>				0.3 x V <sub>DDIO</sub>	V
Input High Voltage for TCK, TMS, TDI	V <sub>IH</sub>		0.7 x V <sub>DDIO</sub>			V
Output Low Voltage for TDO	V <sub>OL</sub>			0.2	0.4	V
Output High Voltage for TDO	V <sub>OH</sub>		V <sub>DDIO</sub> - 0.4			

### Ultra-Low Power, High-Performance Cortex-M4F Microcontroller for Wearables

#### **Electrical Characteristics (continued)**

(Limits are 100% tested at  $T_A = +25^{\circ}C$  and  $T_A = +85^{\circ}C$ . Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Specifications marked GBD are guaranteed by design and not production tested. Specifications to -20°C are guaranteed by design and are not production tested.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
CLOCKS		<u>.</u>	-			
System Clock Frequency	f <sub>CK</sub>		0.001		98	MHz
System Clock Period	t <sub>CK</sub>			1/f <sub>CK</sub>		ns
Internal Delevation		Factory default	94	96	98	
Internal Relaxation Oscillator Frequency	<sup>f</sup> INTCLK	Firmware trimmed, required for USB compliance	95.76	96	96.24	MHz
Internal RC Oscillator Frequency	<b>f</b> RCCLK		3.9	4	4.1	MHz
RTC Input Frequency	f <sub>32KIN</sub>	32kHz watch crystal		32.768		kHz
RTC Operating Current	IRTC_LP23	LP2 or LP3 mode		0.7		μA
KTC Operating Current	IRTC_LP01	LP0 or LP1 mode		0.35		μΑ
RTC Power-Up Time	<sup>t</sup> RTC_ON			250		ms
GENERAL-PURPOSE I/O						
Input Low Voltage for All	Ma	V <sub>DDIO</sub> selected as I/O supply			0.3 × V <sub>DDIO</sub>	V
GPIO Pins		V <sub>DDIOH</sub> selected as I/O supply			0.3 × V <sub>DDIOH</sub>	v
Input Low Voltage for RSTN	V <sub>IL</sub>				0.3 x V <sub>RTC</sub>	V
Input Low Voltage for SRSTN	V <sub>IL</sub>				0.3 x V <sub>DDIO</sub>	
Input High Voltage for	Maria	V <sub>DDIO</sub> selected as I/O supply	0.7 × V <sub>DDIO</sub>			V
All GPIO Pins	V <sub>IH</sub>	V <sub>DDIOH</sub> selected as I/O supply	0.7 × V <sub>DDIOH</sub>			V
Input High Voltage for	V <sub>IH</sub>		0.7 x			V
RSTN			V <sub>RTC</sub>			
Input High Voltage for SRSTN	V <sub>IH</sub>		0.7 x V <sub>DDIO</sub>			V
Input Hysteresis (Schmitt)	V <sub>IHYS</sub>			300		mV
		$V_{DDIO} = V_{DDIOH} = 1.71V$ , $V_{DDIO}$ selected as I/O supply, $I_{OL} = 4mA$ , normal drive configuration			0.4	
Output Low Voltage for All GPIO Pins	V <sub>OL</sub>	$V_{DDIO} = V_{DDIOH} = 1.71V$ , $V_{DDIO}$ selected as I/O supply, $I_{OL} = 24$ mA, fast drive con- figuration		0.2	0.4	V
		$V_{DDIO}$ = 1.71V $V_{DDIOH}$ = 2.97V, $V_{DDIOH}$ selected as I/O supply, $I_{OL}$ = 300µA		0.2	0.45	

# Ultra-Low Power, High-Performance Cortex-M4F Microcontroller for Wearables

#### **ADC Electrical Characteristics**

(Internal bandgap reference selected, ADC\_SCALE = ADC\_REFSCL = 1, unless otherwise specified. Specifications marked GBD are guaranteed by design and not production tested.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Resolution				10		Bits
ADC Clock Rate	fACLK		0.1		8	MHz
ADC Clock Period	t <sub>ACLK</sub>			1/f <sub>ACLK</sub>		μs
		AIN[3:0], ADC_CHSEL = 0-3, BUF_BY- PASS = 0	0.05		V <sub>DDA</sub> - 0.05	
		AIN[1:0], ADC_CHSEL = 4–5, BUF_BY- PASS = 0	0.05		5.5	
Input Voltage Range	V <sub>AIN</sub>	AIN[3:0], ADC_CHSEL = 0-3, BUF_BY- PASS = 1	V <sub>SSA</sub>		V <sub>DDA</sub>	V
		AIN[1:0], ADC_CHSEL = 4–5, BUF_BY- PASS = 1	V <sub>SSA</sub>		5.5	
Input Impedance	R <sub>AIN</sub>	AIN[1:0], ADC_CHSEL = 4-5, ADC active		45		kΩ
Input Dynamic Current		Switched capactiance input current, ADC active, ADC buffer bypassed		4.5		μA
	IAIN	Switched capacitance input current, ADC active, ADC buffer enabled		50		nA
Analog Input	6	Fixed capacitance to V <sub>SSA</sub>		1		pF
Capacitance	C <sub>AIN</sub>	Dynamically switched capacitance		250		fF
Integral Nonlinearity	INL				±2	LSb
Differential Nonlinearity	DNL				±1	LSb
Offset Error	V <sub>OS</sub>			±1		LSb
Gain Error	GE			±2		LSb
Signal to Noise Ratio	SNR			58.5		dB
Signal to Noise and Distortion	SINAD			58.5		dB
Total Harmonic Distortion	THD			68.5		dB
Spurious Free Dynamic Range	SFDR			74		dB
ADC Active Current	I <sub>ADC</sub>	ADC active, reference buffer enabled, input buffer disabled		240		μA
Input Buffer Active Current	IINBUF			53		μA

### Ultra-Low Power, High-Performance Cortex-M4F Microcontroller for Wearables

#### **ADC Electrical Characteristics (continued)**

(Internal bandgap reference selected, ADC\_SCALE = ADC\_REFSCL = 1, unless otherwise specified. Specifications marked GBD are guaranteed by design and not production tested.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
ADC Setup Time	t <sub>ADC</sub> SU	Any powerup of: ADC clock, ADC bias, reference buffer or input buffer to CpuAdcStart			10	μs
		Any power-up of: ADC clock or ADC bias to CpuAdcStart			48	t <sub>ACLK</sub>
ADC Output Latency	t <sub>ADC</sub>			1025		t <sub>ACLK</sub>
ADC Sample Rate	f <sub>ADC</sub>				7.8	ksps
		AIN0 or AIN1, ADC inactive or channel not selected		0.12	4	nA
ADC Input Leakage	IADC_LEAK	AIN2 or AIN3, ADC inactive or channel not selected.		0.02	1	ПА
AIN0/AIN1 Resistor Divider Error		ADC_CHSEL = 4 or 5, not including ADC offset/gain error		±2		LSb
Full-Scale Voltage	V <sub>FS</sub>	ADC code = 0x3FF		1.2		V
External Reference Voltage	V <sub>REF_EXT</sub>	ADC_XREF = 1	1.17	1.23	1.29	V
Bandgap Temperature Coefficient	V <sub>TEMPCO</sub>	Box method		30		ppm
Reference Dynamic Current				4.1		μA
Reference Input Capacitance	C <sub>REFIN</sub>	Dynamically switched capacitance, ADC_ XREF = 1, ADC active		250		fF

### Ultra-Low Power, High-Performance Cortex-M4F Microcontroller for Wearables

#### **SPI MASTER/SPIX MASTER Electrical Characteristics**

(Guaranteed by design and not production tested.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Operating Frequency	fмск				48	MHz
SCLK Period	tмск			1/f <sub>MCK</sub>		ns
SCLK Output Pulse- Width High/Low	t <sub>MCH</sub> , t <sub>MCL</sub>		t <sub>MCK</sub> /2			ns
MOSI Output Hold Time After SCLK Sample Edge	<sup>t</sup> мон		t <sub>MCK</sub> /2			ns
MOSI Output Valid to Sample Edge	t <sub>MOV</sub>		t <sub>MCK</sub> /2			ns
MISO Input Valid to SCLK Sample Edge Setup	t <sub>MIS</sub>		3			ns
MISO Input to SCLK Sample Edge	t <sub>MIH</sub>			0		ns

#### SPI Timing:




Figure 1. SPI Master/SPIX Master Communications Timing Diagram

### Ultra-Low Power, High-Performance Cortex-M4F Microcontroller for Wearables

#### **USB Electrical Characteristics**

(Guaranteed by design and not production tested.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
USB PHY Supply Volt- age	V <sub>DDB</sub>		2.97	3.3	3.63	V
Single-Ended Input High Voltage DP, DM	V <sub>IHD</sub>		2			V
Single-Ended Input Low Voltage DP, DM	V <sub>ILD</sub>				0.8	V
Output Low Voltage DP, DM	$R_L = 1.5 k\Omega$ from DP to 3.6V			0.3	V	
Output High Voltage DP, DM	V <sub>OHD</sub>	$R_L$ = 15k $\Omega$ from DP and DM to V <sub>SS</sub>	2.8			V
Differential Input Sensi- tivity DP, DM	V <sub>DI</sub> DP to DM		0.2			V
Common-Mode Voltage Range	V <sub>CM</sub>	Includes V <sub>DI</sub> range	0.8		2.5	V
Single-Ended Receiver Threshold	$V_{SE}$		0.8		2.0	V
Single-Ended Receiver Hysteresis	V <sub>SEH</sub>			200		mV
Differential Output Sig- nal Cross-Point Voltage	V <sub>CRS</sub>	C <sub>L</sub> = 50pF	1.3		2.0	V
DP, DM Off-State Input Impedance	R <sub>LZ</sub>		300			kΩ
Driver Output Imped- ance			28		44	Ω
DP Pull-up Resistor	Paul	Idle	0.9		1.575	kΩ
	R <sub>PU</sub>	Receiving	1.425		3.09	N32

#### **USB Timing Electrical Characteristics**

(AC Electrical Specifications are guaranteed by design and are not production tested,  $V_{DD18} = V_{RST}$  to 1.89V,  $V_{DDB} = 3.63V$ ,  $T_{A} = -20^{\circ}C$  to +85°C, Guaranteed by design and not production tested.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
DP, DM Rise Time (Transmit)	t <sub>R</sub>	C <sub>L</sub> = 50pF	4		20	ns
DP, DM Fall Time (Transmit)	t <sub>F</sub>	C <sub>L</sub> = 50pF	4		20	ns
Rise/Fall Time Matching (Transmit)	t <sub>R</sub> ,t <sub>F</sub>	C <sub>L</sub> = 50pF	90		110	%

# Ultra-Low Power, High-Performance Cortex-M4F Microcontroller for Wearables

#### **Electrical Characteristics - I<sup>2</sup>C BUS**

(Guaranteed by design and not production tested.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
	4	Standard mode		100		kHz	
SCL Clock Frequency	fSCL	Fast mode		400		κΠΖ	
		Fast mode, $V_{DDIO}$ selected as I/O supply	0.7 × V <sub>DDIO</sub>				
Input High Voltage	Mus in a	Fast mode, V <sub>DDIOH</sub> selected as I/O supply	0.7 × V <sub>DDIOH</sub>			V	
Input High Voltage	VIH_I2C	Standard mode, V <sub>DDIO</sub> selected as I/O supply	0.7 × V <sub>DDIO</sub>			v	
		Standard mode, V <sub>DDIOH</sub> selected as I/O supply	0.7 × V <sub>DDIOH</sub>				
		Fast mode, $V_{\mbox{\scriptsize DDIO}}$ selected as I/O supply			0.3 × V <sub>DDIO</sub>		
		Fast mode, V <sub>DDIOH</sub> selected as I/O supply			0.3 × V <sub>DDIOH</sub>	V	
Input Low Voltage	VIL_I2C	Standard mode, V <sub>DDIO</sub> selected as I/O supply			0.3 × V <sub>DDIO</sub>	V	
		Standard mode, V <sub>DDIOH</sub> selected as I/O supply			0.3 × V <sub>DDIOH</sub>		
Input Hysteresis (Schmitt)	V <sub>IHYS_I2C</sub>	Fast-mode		300		mV	
Output Logic-Low (Open	V <sub>OL I2C</sub>	$V_{DDIO} = V_{DDIOH} = 1.71V$ , $V_{DDIO}$ selected as I/O supply, $I_{OL} = 4mA$ , normal drive configuration		0.2	0.4	V	
Drain or Open Collector)		$V_{DDIO}$ = 1.71V $V_{DDIOH}$ = 2.97V, $V_{DDIOH}$ selected as I/O supply, $I_{OL}$ = 300µA		0.2	0.45		

# Ultra-Low Power, High-Performance Cortex-M4F Microcontroller for Wearables

#### **Typical Operating Characteristics**

20

0

40


FREQUENCY (MHz)


60


80

100

 $(V_{DD12} = 1.2V, V_{DD18} = 1.8V)$ 







# Ultra-Low Power, High-Performance Cortex-M4F Microcontroller for Wearables

### **Pin Configuration**

#### 100-WLP

TOP	P VIEW (BUMPS C	ON BOTTOM)								
	1	2	3	4	5	6	7	8	9	10
A	N.C.		Vssa	VREF	AINO	(AIN1)	(AIN2)	(AIN3)	(VDD18)	N.C.
В	(P8.1)	SRSTN	RSTN	VDDA	ТСК	TMS	TDO	TDI	Vss	(32KIN)
С	P8.0	P0.1	P0.0	P6.0	(P5.7)	(P5.5)	(P5.4)	P5.2	VRTC	(32KOUT)
D	P7.7	P0.4	P0.5	P0.3	(P0.2)	(P5.6)	(P5.3)	P5.0	(VDDB)	Vss
E	P7.6	P1.0	P0.7	P0.6	(P1.1)	(P1.5)	(P3.1)	P5.1	DP	VDDIO
F	P7.5	VDD12	P1.3	P1.2	(P1.4)	P3.0	P3.5	P3.7	DM	P4.7
G	(P7.4)	Vss	P1.6	(P1.7)	(P2.4)	P2.6	P3.4	P4.4	(P4.6)	P4.5
н	(P7.3)	VDDIO	P2.1	P2.2	(P2.5)	(P2.7)	(P3.2)	P4.1	(P4.3)	P4.2
J	(P7.2)	Vss	P2.0	(P2.3)	(VDD18)	Vss	(P3.3)	P3.6	(P4.0)	P6.1
к	(N.C.)	(P7.1)	(P7.0)	P6.7	(P6.6)	(P6.5)	(P6.4)	(P6.3)	(P6.2)	(N.C.)

# Ultra-Low Power, High-Performance Cortex-M4F Microcontroller for Wearables

### **Bump Description**

BUMP	NAME	FUNCTION				
POWER PINS						
D9	V <sub>DDB</sub>	USB Transceiver Supply Voltage. This pin must be bypassed to $V_{\mbox{SS}}$ with a 1.0 $\mu\mbox{F}$ capacitor as close as possible to the package.				
F2	V <sub>DD12</sub>	1.2V Nominal Supply Voltage. This pin must be bypassed to $V_{\mbox{SS}}$ with a 1.0 $\mu\mbox{F}$ capacitor as close as possible to the package.				
C9	V <sub>RTC</sub>	RTC Supply Voltage. This pin must be bypassed to $V_{\mbox{SS}}$ with a $1.0\mu\mbox{F}$ capacitor as close as possible to the package.				
B4	V <sub>DDA</sub>	Analog Supply Voltage. This pin must be bypassed to $V_{\mbox{SSA}}$ with a $1.0\mu\mbox{F}$ capacitor as close as possible to this pin.				
J5, A9	V <sub>DD18</sub>	1.8V Supply Voltage. This pin must be bypassed to $V_{\mbox{SS}}$ with a 1.0 $\mu\mbox{F}$ capacitor as close as possible to the package.				
H2, E10	V <sub>DDIO</sub>	I/O Supply Voltage. 1.8V $\leq$ V <sub>DDIO</sub> $\leq$ 3.6V. See EC table for V <sub>DDIO</sub> specification. This pin must be bypassed to V <sub>SS</sub> with a 1.0µF capacitor as close as possible to the package.				
A2 $V_{DDIOH}$ I/O Supply Voltage, High. 1.8V $\leq V_{DDIOH} \leq$ 3.6V, always with $V_{DDI}$ A2 $V_{DDIOH}$ specification. This pin must be bypassed to VSS with a 1.0		I/O Supply Voltage, High. 1.8V $\leq$ V <sub>DDIOH</sub> $\leq$ 3.6V, always with V <sub>DDIOH</sub> $\geq$ V <sub>DDIO</sub> . See EC table for V <sub>DDIOH</sub> specification. This pin must be bypassed to VSS with a 1.0µF capacitor as close as possible to the package.				
A4	V <sub>REF</sub>	ADC Reference. This pin must be left unconnected if an external reference is not used.				
B9, D10, G2, J6, J2	V <sub>SS</sub>	Digital Ground				
A3	V <sub>SSA</sub>	Analog Ground				
CLOCK PINS	-					
C10	32KOUT	32KHz Crystal Oscillator Output				
B10	32KIN	32kHz Crystal Oscillator Input. Connect a 6pF 32kHz crystal between 32KIN and 32KOUT for RTC operation. Optionally, an external clock source can be driven on 32KIN if the 32KOUT pin is left unconnected. A 32kHz crystal or external clock source is required for proper USB operation.				
USB PINS						
E9	DP	USB DP Signal. This bidirectional pin carries the positive differential data or single-ended data. This pin is weakly pulled high internally when the USB is disabled.				
F9	DM	USB DM Signal. This bidirectional pin carries the negative differential data or single-ended data. This pin is weakly pulled high internally when the USB is disabled.				
JTAG PINS		·				
B5	TCK/SWCLK	JTAG Clock or Serial Wire Debug Clock. This pin has an internal 25K $\Omega$ pullup to V <sub>DDIO</sub> .				
B6	TMS/SWDIO	JTAG Test Mode Select or Serial Wire Debug I/O. This pin has an internal $25K\Omega$ pullup to V <sub>DDIO</sub> .				
B7	TDO	JTAG Test Data Output				
B8	TDI	JTAG Test Data Input. This pin has an internal $25k\Omega$ pullup to V <sub>DDIO</sub> .				

## Ultra-Low Power, High-Performance Cortex-M4F Microcontroller for Wearables

### **Bump Description (continued)**

BUMP	NAME	FUNCTION					
RESET PINS							
В3	RSTN	Hardware Power Reset (Active-Low) Input. The device remains in reset while this pin is in its active state. When the pin transitions to its inactive state, the device performs a POR reset (resetting all logic on all supplies except for real-time clock circuitry) and begins execution. This pin is internally connected with an internal $25k\Omega$ pullup to the V <sub>RTC</sub> supply. This pin should be left unconnected if the system design does not provide a reset signal to the device.					
B2	SRSTN	Software Reset, Active-Low Input/Output. The device remains in software reset while this pin is in its active state. When the pin transitions to its inactive state, the device performs a reset to the ARM core, digital registers and peripherals (resetting most of the core logic on the V <sub>DD12</sub> supply). This reset does not affect the POR only registers, RTC logic, ARM debug engine or JTAG debugger allowing for a soft reset without having to reconfigure all registers. After the device senses SRSTN as a logic 0, the pin automatically reconfigures as an output sourcing a logic 0. The device continues to output for 6 system clock cycles and then repeats the input sensing/output driving until SRSTN is sensed inactive.					
		left unconnected if the system design does not provide a reset signal to the device.					
		ID SPECIAL FUNCTIONS (See the <u>Applications Information</u> section for GPIO Matrix)					
C3	P0.0	GPIO Port 0.0					
C2	P0.1	GPIO Port 0.1					
D5	P0.2	GPIO Port 0.2					
D4	P0.3	GPIO Port 0.3					
D2	P0.4	GPIO Port 0.4					
D3	P0.5	GPIO Port 0.5					
E4	P0.6	GPIO Port 0.6					
E3	P0.7	GPIO Port 0.7					
E2	P1.0	GPIO Port 1.0					
E5	P1.1	GPIO Port 1.1					
F4	P1.2	GPIO Port 1.2					
F3	P1.3	GPIO Port 1.3					
F5	P1.4	GPIO Port 1.4					
E6	P1.5	GPIO Port 1.5					
G3	P1.6	GPIO Port 1.6					
G4	P1.7	GPIO Port 1.7					
J3	P2.0	GPIO Port 2.0					
H3	P2.1	GPIO Port 2.1					
H4	P2.2	GPIO Port 2.2					
J4	P2.3	GPIO Port 2.3					
G5	P2.4	GPIO Port 2.4					
H5	P2.5	GPIO Port 2.5					
G6	P2.6	GPIO Port 2.6					

### Ultra-Low Power, High-Performance Cortex-M4F Microcontroller for Wearables

### **Bump Description (continued)**

BUMP	NAME	FUNCTION			
E1	P7.6	GPIO Port 7.6			
D1	P7.7	GPIO Port 7.7			
C1	P8.0	GPIO Port 8.0			
B1	P8.1	GPIO Port 8.1			
A1	N.C.	Not Connected.			
A10	N.C.	Not Connected.			
K1	N.C.	Not Connected.			
K10	N.C.	Not Connected.			
ANALOG INP	UT PINS				
A5	AIN0	ADC Input 0. 5V tolerant input.			
A6	AIN1	ADC Input 1. 5V tolerant input.			
A7	AIN2	ADC Input 2			
A8	AIN3	ADC Input 3			

#### Ultra-Low Power, High-Performance Cortex-M4F Microcontroller for Wearables

#### **Real-Time Clock and Wake-Up Timer**

A real-time clock (RTC) keeps the time of day in absolute seconds. The 32-bit seconds register can count up to approximately 136 years and be translated to calendar format by application software. A time-of-day alarm and independent subsecond alarm can cause an interrupt or wake the device from stop mode. The minimum wake-up interval is 244 $\mu$ s. The V<sub>RTC</sub> supports SRAM retention in power mode LP0.

#### **CRC Module**

A CRC hardware module is included to provide fast calculations and data integrity checks by application software. The CRC module supports both the CRC-16-CCITT and CRC-32 ( $X^{32} + X^{26} + X^{23} + X^{22} + X^{16} + X^{12} + X^{11} + X^{10} + X^8 + X^7 + X^5 + X^4 + X^2 + X + 1$ ) polynomials.

#### Watchdog Timers

Two independent watchdog timers (WDT1 and WDT2) with window support are provided. The watchdog timers are independent and have multiple clock source options to ensure system security. The watchdog uses a 32-bit timer with prescaler to generate the watchdog reset. When enabled, the watchdog timers must be written prior to time-out or within a window of time if window mode is enabled. Failure to write the watchdog timer during the programmed timing window results in a watchdog timeout. The WDT1 or WDT2 flags are set on reset if a watchdog expiration caused the system reset. The clock source options for the watchdog timers WDT1 and WDT2 include:

• Scaled system clock

- Real-time clock
- Power management clock

A third watchdog timer (WDT3) is provided for recovery from runaway code or system unresponsiveness. This recovery watchdog uses a 16-bit timer to generate the watchdog reset. When enabled, this watchdog must be written prior to timeout, resulting in a watchdog timeout. The WDT3 flag is set on reset if a watchdog expiration caused the system reset. The clock source for the recovery watchdog is the 8kHz nano ring, and the granularity of the timeout period is intended only for system recovery.

#### **Programmable Timers**

Six 32-bit timers provide timing, capture/compare, or generation of pulse-width modulated (PWM) signals. Each of the 32-bit timers can also be split into two 16-bit timers, enabling 12 standard 16-bit timers.

32-bit timer features:

- 32-bit up/down autoreload
- Programmable 16-bit prescaler
- PWM output generation
- Capture, compare, and capture/compare capability
- GPIOs can be assigned as external timer inputs, clock gating or capture, limited to an input frequency of 1/4 of the peripheral clock frequency
- Timer output pin
- Configurable as 2x 16-bit general purpose timers
- Timer interrupt




Figure 4. Timer Block Diagram, 32-Bit Mode

#### Ultra-Low Power, High-Performance Cortex-M4F Microcontroller for Wearables

#### **Serial Peripherals**

#### **USB** Controller

The integrated USB slave controller is compliant with the full-speed (12Mb/s) USB 2.0 specification. The integrated USB physical interface (PHY) reduces board space and system cost. An integrated voltage regulator enables smart switching between the main supply and  $V_{DDB}$  when connected to a USB host controller.

The USB controller supports DMA for the endpoint buffers. A total of 7 endpoint buffers are supported with configurable selection of IN or OUT in addition to endpoint 0.

An external 32kHz crystal or clock source is required for USB operation, even if the RTC function is not used. Although the USB timing is derived from the internal 96MHz oscillator, the default accuracy is not sufficient for USB operation. Periodic firmware adjustments of the 96MHz oscillator, using the 32kHz timebase as a reference, are necessary to comply with the USB timing requirements.

#### I<sup>2</sup>C Master and Slave Ports

The I<sup>2</sup>C interface is a bidirectional, two-wire serial bus that provides a medium-speed communications network. It can operate as a one-to-one, one-to-many or many-to-many communications medium. Three I<sup>2</sup>C master engines and one I<sup>2</sup>C-selectable slave engine interface to a wide variety of I<sup>2</sup>C-compatible peripherals. These engines support both Standard-mode and Fast-mode I<sup>2</sup>C standards. The slave engine shares the same I/O port as the master engines and is selectable through the I/O configuration settings. It provides the following features:

- Master or slave mode operation
- Supports standard (7-bit) addressing or 10-bit addressing
- Support for clock stretching to allow slower slave devices to operate on higher speed busses
- Multiple transfer rates
  - Standard-mode: 100kbps
    - Fast-mode: 400kbps
- Internal filter to reject noise spikes
- Receiver FIFO depth of 16 bytes
- Transmitter FIFO depth of 16 bytes

#### Serial Peripheral Interface—Master

The SPI master-mode-only (SPIM) interface operates independently in a single or multiple slave system and is fully accessible to the user application.

The SPI ports provide a highly configurable, flexible, and efficient interface to communicate with a wide variety of SPI slave devices. The three SPI master ports (SPI0, SPI1, SPI2) support the following features:

- SPI modes (0, 3) for single-bit communication
- 3- or 4-wire mode for single-bit slave device communication
- Full-duplex operation in single-bit, 4-wire mode
- Dual and Quad I/O supported
- Up to 5 slave select lines per port
- Up to 2 slave ready lines
- Programmable interface timing
- Programmable SCK frequency and duty cycle
- High-speed AHB access to transmit and receive using 32-byte FIFOs
- SS assertion and deassertion timing with respect to leading/trailing SCK edge

#### Serial Peripheral Interface—Slave

The SPI slave (SPIS) port provide a highly configurable, flexible, and efficient interface to communicate with a wide variety of SPI master devices. The SPI slave interface supports the following features:

- Supports SPI modes 0 and 3
- Full-duplex operation in single-bit, 4-wire mode
- Slave select polarity fixed (active low)
- Dual and Quad I/O supported
- High-speed AHB access to transmit and receive using 32-byte FIFOs
- Four interrupts to monitor FIFO levels

#### Serial Peripheral Interface Execute in Place (SPIX) Master

The SPI execute in place (SPIX) master allows the CPU to transparently execute instructions stored in an external SPI flash. Instructions fetched through the SPIX master are cached just like instructions fetched from internal program memory. The SPIX master can also be used to access large amounts of external static data that would otherwise reside in internal data memory.

#### Ultra-Low Power, High-Performance Cortex-M4F Microcontroller for Wearables

#### UART

All four universal asynchronous receiver-transmitter (UART) interfaces support full-duplex asynchronous communication with optional hardware flow control (HFC) modes to prevent data overruns. If HFC mode is enabled on a given port, the system uses two extra pins to implement the industry standard request to send (RTS) and clear to send (CTS) methodology. Each UART is individually programmable.

- 2-wire interface or 4-wire interface with flow control
- 32-byte send/receive FIFO
- Full-duplex operation for asynchronous data transfers
- Programmable interrupt for receive and transmit
- Independent baud-rate generator
- Programmable 9th bit parity support
- Multidrop support
- Start/stop bit support
- Hardware flow control using RTS/CTS
- Maximum baud rate 1843.2kB

#### Trust Protection Unit (TPU) (MAX32631 Only)

The TPU enhances cryptographic data security for valuable intellectual property (IP) and data. A high-speed, dedicated, hardware-based math accelerator (MAA) performs mathematical computations that support strong cryptographic algorithms including:

- AES-128
- AES-192
- AES-256
- 1024-bit DSA
- 2048-bit (CRT)

The device provides a pseudo-random number generator that can be used to create cryptographic keys for any application. A user-selectable entropy source further increases the randomness and key strength.

The secure bootloader protects against unauthorized access to program memory.

#### Peripheral Management Unit (PMU)

The PMU is a DMA-based link list processing engine that performs operations and data transfers involving memory and/or peripherals in the advanced peripheral bus (APB) and advanced high-performance bus (AHB) peripheral memory space while the main CPU is in a sleep state. This allows low-overhead peripheral operations to be performed without the CPU, significantly reducing overall power consumption. Using the PMU with the CPU in a sleep state provides a lower noise environment critical for obtaining optimum ADC performance.

Key features of the PMU engine include:

- Six independent channels with round-robin scheduling allows for multiple parallel operations
- Programmed using SRAM-based PMU op codes
- PMU action can be initiated from interrupt conditions from peripherals without CPU
- Integrated AHB bus master
- Coprocessor-like state machine

#### **Additional Documentation**

Engineers must have the following documents to fully use this device:

• This data sheet, containing pin descriptions, feature overviews, and electrical specifications

• The device-appropriate user guide, containing detailed information and programming guidelines for core features and peripherals

• Errata sheets for specific revisions noting deviations from published specifications

For information regarding these documents, visit Technical Support at support.maximintegrated.com/micro.

#### **Development and Technical Support**

Contact technical support for information about highly versatile, affordable development tools, available from Maxim Integrated and third-party vendors.

- Evaluation kits
- Software development kit
- Compilers
- Integrated development environments (IDEs)
- USB interface modules for programming and debugging For technical support, go to <u>support.maximintegrated</u>. com/micro

# Ultra-Low Power, High-Performance Cortex-M4F Microcontroller for Wearables

### **Applications Information**

#### Table 1. General-Purpose I/O Matrix

	PRIMARY FUNCTION	SECONDARY FUNCTION	TERTIARY FUNCTION	QUATER- NARY FUNC- TION	PULSE TRAIN	TIMER INPUT	GPIO INTER- RUPT
P0.0	UART0A_RX	UART0B_TX			PT_PT0	TIMER_TMR0	GPIO_INT(P0)
P0.1	UART0A_TX	UART0B_RX			PT_PT1	TIMER_TMR1	GPIO_INT(P0)
P0.2	UART0A_CTS	UART0B_RTS			PT_PT2	TIMER_TMR2	GPIO_INT(P0)
P0.3	UART0A_RTS	UART0B_CTS			PT_PT3	TIMER_TMR3	GPIO_INT(P0)
P0.4	SPIM0A_SCK				PT_PT4	TIMER_TMR4	GPIO_INT(P0)
P0.5	SPIM0A_MOSI/ SDIO0				PT_PT5	TIMER_TMR5	GPIO_INT(P0)
P0.6	SPIM0A_MISO/ SDIO1				PT_PT6	TIMER_TMR0	GPIO_INT(P0)
P0.7	SPIM0A_SS0				PT_PT7	TIMER_TMR1	GPIO_INT(P0)
P1.0	SPIM1A_SCK	SPIX0A_SCK			PT_PT8	TIMER_TMR2	GPIO_INT(P1)
P1.1	SPIM1A_MOSI/ SDIO0	SPIX0A_ SDIO0			PT_PT9	TIMER_TMR3	GPIO_INT(P1)
P1.2	SPIM1A_MISO/ SDIO1	SPIX0A_ SDIO1			PT_PT10	TIMER_TMR4	GPIO_INT(P1)
P1.3	SPIM1A_SS0	SPIX0A_SS0			PT_PT11	TIMER_TMR5	GPIO_INT(P1)
P1.4	SPIM1A_SDIO2	SPIX0A_ SDIO2			PT_PT12	TIMER_TMR0	GPIO_INT(P1)
P1.5	SPIM1A_SDIO3	SPIX0A_ SDIO3			PT_PT13	TIMER_TMR1	GPIO_INT(P1)
P1.6	I2CM0A/S0A_SDA				PT_PT14	TIMER_TMR2	GPIO_INT(P1)
P1.7	I2CM0A/S0A_SCL				PT_PT15	TIMER_TMR3	GPIO_INT(P1)
P2.0	UART1A_RX	UART1B_TX			PT_PT0	TIMER_TMR4	GPIO_INT(P2)
P2.1	UART1A_TX	UART1B_RX			PT_PT1	TIMER_TMR5	GPIO_INT(P2)
P2.2	UART1A_CTS	UART1B_RTS			PT_PT2	TIMER_TMR0	GPIO_INT(P2)
P2.3	UART1A_RTS	UART1B_CTS			PT_PT3	TIMER_TMR1	GPIO_INT(P2)
P2.4	SPIM2A_SCK				PT_PT4	TIMER_TMR2	GPIO_INT(P2)
P2.5	SPIM2A_MOSI/ SDIO0				PT_PT5	TIMER_TMR3	GPIO_INT(P2)
P2.6	SPIM2A_MISO/ SDIO1				PT_PT6	TIMER_TMR4	GPIO_INT(P2)
P2.7	SPIM2A_SS0				PT_PT7	TIMER_TMR5	GPIO_INT(P2)
P3.0	UART2A_RX	UART2B_TX			PT_PT8	TIMER_TMR0	GPIO_INT(P3)
P3.1	UART2A_TX	UART2B_RX			PT_PT9	TIMER_TMR1	GPIO_INT(P3)
P3.2	UART2A_CTS	UART2B_RTS			PT_PT10	TIMER_TMR2	GPIO_INT(P3)
P3.3	UART2A_RTS	UART2B_CTS			PT_PT11	TIMER_TMR3	GPIO_INT(P3)
P3.4	I2CM1A/S0B_SDA	SPIM2A_SS1			PT_PT12	TIMER_TMR4	GPIO_INT(P3)

# Ultra-Low Power, High-Performance Cortex-M4F Microcontroller for Wearables

### Table 1. General-Purpose I/O Matrix (continued)

	PRIMARY FUNCTION	SECONDARY FUNCTION	TERTIARY FUNCTION	QUATER- NARY FUNC- TION	PULSE TRAIN	TIMER INPUT	GPIO INTER- RUPT
P3.5	I2CM1A/S0B_SCL	SPIM2A_SS2			PT_PT13	TIMER_TMR5	GPIO_INT(P3)
P3.6	SPIM1A_SS1	SPIX_SS1			PT_PT14	TIMER_TMR0	GPIO_INT(P3)
P3.7	SPIM1A_SS2	SPIX_SS2			PT_PT15	TIMER_TMR1	GPIO_INT(P3)
P4.0	OWM_I/O	SPIM2A_SR0			PT_PT0	TIMER_TMR2	GPIO_INT(P4)
P4.1	OWM_PUPEN	SPIM2A_SR1			PT_PT1	TIMER_TMR3	GPIO_INT(P4)
P4.2	SPIM0A_SDIO2	SPIS0A_ SDIO2			PT_PT2	TIMER_TMR4	GPIO_INT(P4)
P4.3	SPIM0A_SDIO3	SPIS0A_ SDIO3			PT_PT3	TIMER_TMR5	GPIO_INT(P4)
P4.4	SPIM0A_SS1	SPIS0A_ SCLK			PT_PT4	TIMER_TMR0	GPIO_INT(P4)
P4.5	SPIM0A_SS2	SPIS0A_ MOSI/SDIO0			PT_PT5	TIMER_TMR1	GPIO_INT(P4)
P4.6	SPIM0A_SS3	SPIS0A_ MISO/SDIO1			PT_PT6	TIMER_TMR2	GPIO_INT(P4)
P4.7	SPIM0A_SS4	SPIS0A_SSEL			PT_PT7	TIMER_TMR3	GPIO_INT(P4)
P5.0		SPIM2B_SCK			PT_PT8	TIMER_TMR4	GPIO_INT(P5)
P5.1		SPIM2B_ MOSI/SDIO0			PT_PT9	TIMER_TMR5	GPIO_INT(P5)
P5.2		SPIM2B_ MISO/SDIO1			PT_PT10	TIMER_TMR0	GPIO_INT(P5)
P5.3		SPIM2B_SS0	UART3A_RX	UART3B_TX	PT_PT11	TIMER_TMR1	GPIO_INT(P5)
P5.4		SPIM2B_ SDIO2	UART3A_TX	UART3B_RX	PT_PT12	TIMER_TMR2	GPIO_INT(P5)
P5.5		SPIM2B_ SDIO3	UART3A_CTS	UART3B_RTS	PT_PT13	TIMER_TMR3	GPIO_INT(P5)
P5.6		SPIM2B_SR	UART3A_RTS	UART3B_CTS	PT_PT14	TIMER_TMR4	GPIO_INT(P5)
P5.7	I2CM2A/S0C_SDA	SPIM2B_SS1			PT_PT15	TIMER_TMR5	GPIO_INT(P5)
P6.0	I2CM2A/S0C_SCL	SPIM2B_SS2			PT_PT0	TIMER_TMR0	GPIO_INT(P6)
P6.1	SPIM2C_SCK	SPIS0B_SCK			PT_PT1	TIMER_TMR1	GPIO_INT(P6)
P6.2	SPIM2C_MOSI/ SDIO0	SPIS0B_ MOSI/SDIO0			PT_PT2	TIMER_TMR2	GPIO_INT(P6)
P6.3	SPIM2C_MISO/ SDIO1	SPIS0B_ MISO/SDIO1			PT_PT3	TIMER_TMR3	GPIO_INT(P6)
P6.4	SPIM2C_SS0	SPIS0B_SSEL			PT_PT4	TIMER_TMR4	GPIO_INT(P6)
P6.5	SPIM2C_SDIO2	SPIS0B_ SDIO2			PT_PT5	TIMER_TMR5	GPIO_INT(P6)
P6.6	SPIM2C_SDIO3	SPIS0B_ SDIO3			PT_PT6	TIMER_TMR0	GPIO_INT(P6)
P6.7	SPIM2C_SR0	I2CM2B/ SE_SDA			PT_PT7	TIMER_TMR1	GPIO_INT(P6)

# Ultra-Low Power, High-Performance Cortex-M4F Microcontroller for Wearables

#### Table 1. General-Purpose I/O Matrix (continued)

	PRIMARY FUNCTION	SECONDARY FUNCTION	TERTIARY FUNCTION	QUATER- NARY FUNC- TION	PULSE TRAIN	TIMER INPUT	GPIO INTER- RUPT
P7.0	SPIM2C_SS1	I2CM2B/ SE_SCL			PT_PT8	TIMER_TMR2	GPIO_INT(P7)
P7.1	SPIM2C_SS2	I2CM1B/ SD_SDA			PT_PT9	TIMER_TMR3	GPIO_INT(P7)
P7.2	SPIM2C_SR1	I2CM1B/ SD_SCL			PT_PT10	TIMER_TMR4	GPIO_INT(P7)
P7.3	SPIS0C_SCK	I2CM2C/ SG_SDA			PT_PT11	TIMER_TMR5	GPIO_INT(P7)
P7.4	SPIS0C_MOSI/ SDIO0	I2CM2C/ SG_SCL			PT_PT12	TIMER_TMR0	GPIO_INT(P7)
P7.5	SPIS0C_MISO/ SDIO1				PT_PT13	TIMER_TMR1	GPIO_INT(P7)
P7.6	SPIS0C_SS0				PT_PT14	TIMER_TMR2	GPIO_INT(P7)
P7.7	SPIS0C_SDIO2	I2CM1C/ SF_SDA			PT_PT15	TIMER_TMR3	GPIO_INT(P7)
P8.0	SPIS0C_SDIO3	I2CM1C/ SF_SCL			PT_PT0	TIMER_TMR4	GPIO_INT(P8)
P8.1					PT_PT1	TIMER_TMR5	GPIO_INT(P8)

#### **Ordering Information**

PART	FLASH	SRAM	TRUST PROTECTION UNIT (TPU)	PIN-PACKAGE
MAX32630IWG+	2MB	512KB	No	100 WLP
MAX32631IWG+	2MB	512KB	Yes	100 WLP
MAX32630IWG+T	2MB	512KB	No	100 WLP
MAX32631IWG+T	2MB	512KB	Yes	100 WLP

+ Denotes a lead(Pb)-free/RoHS-compliant package.

T = Tape and reel.