

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details


E·XFI

Product Status	Obsolete
Core Processor	F ² MC-16LX
Core Size	16-Bit
Speed	32MHz
Connectivity	CANbus, LINbus, UART/USART
Peripherals	LCD, LVD, POR, PWM, WDT
Number of I/O	93
Program Memory Size	256КВ (256К х 8)
Program Memory Type	Mask ROM
EEPROM Size	-
RAM Size	10K × 8
Voltage - Supply (Vcc/Vdd)	4V ~ 5.5V
Data Converters	A/D 8x8/10b
Oscillator Type	External
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	120-LQFP
Supplier Device Package	120-LQFP (16x16)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb90922ncspmc-g-003e1

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong


■ PIN ASSIGNMENT



Pin no.	Pin name	I/O circuit type*1	Function
	P54		General-purpose I/O port
61	TX0		CAN interface 0 TX output pin
	TX2		CAN interface 2 TX output pin
	SGA1		Sound generator ch.1 SGA output pin
	P55		General-purpose I/O port
62	RX0	. 1	CAN interface 0 RX input pin
Pin no. 61 63 91 92 39 40 41 42 43 44 45 46 67 68 69	RX2		CAN interface 2 RX input pin
	Pin name Pin name P54 TX0 TX2 SGA1 P55 RX0 RX2 INT2 RX2 INT2 RX2 FRCK P56 PS6 1 SGO0 FRCK PS7 SGA0 PS6 P60 PS7 SGA0 P60 P61 AN0 P61 P61 AN1 P62 AN1 P62 AN1 P63 P63 AN3 P64 AN3 AN4 P65 AN4 P65 AN5 P66 AN6 P67 AN7 P70 PWM1P0 P71 PWM1M0 P72		INT2 external interrupt input pin
	P56		General-purpose I/O port
91	SGO0	I	Sound generator ch.0 SGO output pin
	FRCK		Free-run timer clock input pin
00	P57	1	General-purpose I/O port
92	SGA0		Sound generator ch.0 SGA output pin
20	P60		General-purpose I/O port
39	AN0	Н	A/D converter input pin
40	P61		General-purpose I/O port
40	AN1	Н	A/D converter input pin
44	P62		General-purpose I/O port
41	AN2	Н	A/D converter input pin
40	P63		General-purpose I/O port
42	AN3	Н	A/D converter input pin
40	P64		General-purpose I/O port
43	AN4	Н	A/D converter input pin
	P65		General-purpose I/O port
44	AN5	Н	A/D converter input pin
45	P66		General-purpose I/O port
45	AN6	Н	A/D converter input pin
40	P67		General-purpose I/O port
46	AN7	Н	A/D converter input pin
07	P70		General-purpose output-only port
67	PWM1P0	L	Stepping motor controller ch.0 output pin
	P71		General-purpose output-only port
50	PWM1M0	L	Stepping motor controller ch.0 output pin
<u> </u>	P72		General-purpose output-only port
69	PWM2P0	L	Stepping motor controller ch.0 output pin

Pin no.	Pin name	I/O circuit type*1	Function
70	P73	 - L	General-purpose output-only port
70	PWM2M0		Stepping motor controller ch.0 output pin
71	P74	- L	General-purpose output-only port
/ 1	PWM1P1		Stepping motor controller ch.1 output pin
72	P75	L	General-purpose output-only port
12	PWM1M1		Stepping motor controller ch.1 output pin
73	P76	 - L	General-purpose output-only port
73	PWM2P1		Stepping motor controller ch.1 output pin
74	P77	L	General-purpose output-only port
74	PWM2M1		Stepping motor controller ch.1 output pin
77	P80	L	General-purpose output-only port
11	PWM1P2		Stepping motor controller ch.2 output pin
78	P81	- L	General-purpose output-only port
70	PWM1M2		Stepping motor controller ch.2 output pin
79	P82	L	General-purpose output-only port
19	PWM2P2		Stepping motor controller ch.2 output pin
80	P83	L	General-purpose output-only port
00	PWM2M2		Stepping motor controller ch.2 output pin
81	P84	L	General-purpose output-only port
01	PWM1P3		Stepping motor controller ch.3 output pin
82	P85	L	General-purpose output-only port
02	PWM1M3		Stepping motor controller ch.3 output pin
83	P86		General-purpose output-only port
03	PWM2P3		Stepping motor controller ch.3 output pin
84	P87		General-purpose output-only port
04	PWM2M3	- L	Stepping motor controller ch.3 output pin
00	P90	Г	General-purpose I/O port
22	SEG22	F	LCD controller/driver segment output pin
00	P91	Г	General-purpose I/O port
23	SEG23	F	LCD controller/driver segment output pin
01	P94	<u> </u>	General-purpose I/O port
31	V0	G	LCD controller/driver reference power supply pin
20	P95	6	General-purpose I/O port
32	V1	G	LCD controller/driver reference power supply pin

■ I/O CIRCUIT TYPE



Туре	Circuit	Remarks
E	CMOS hysteresis input	 Input-only pin (with pull-down resistance) Attached pull-down resistance: approx. 50 kΩ CMOS hysteresis input (VIH/VIL = 0.8 Vcc/0.2 Vcc)
	***	Note: The MD2 pin of the evaluation products uses this circuit type.
F	P-ch P-ch P-ch P-ch P-ch Pout LCD input CMOS hysteresis input Standby control signal or LCD input enable signal Automotive input Standby control signal or LCD input enable signal	LCD output common general- purpose port • CMOS output (IoH/IoL = ± 4 mA) • Hysteresis input (VIH/VIL = 0.8 Vcc/0.2 Vcc) • Automotive input (VIH/VIL = 0.8 Vcc/0.5 Vcc)
G	P-ch P-ch P-ch P-ch P-ch P-ch P-ch Pout LCDC reference power supply input CMOS hysteresis input Standby control signal or LCD output switching signal Automotive input Standby control signal or LCD output switching signal	LCDC reference power supply com- mon general-purpose port • CMOS output (IoH/IoL = ±4 mA) • CMOS hysteresis input (VIH/VIL = 0.8 Vcc/0.2 Vcc) • Automotive input (VIH/VIL = 0.8 Vcc/0.5 Vcc)

HANDLING DEVICES

• Strictly observe maximum rated voltages (preventing latch-up)

In CMOS IC devices, a condition known as latch-up may occur if voltages higher than V_{cc} or lower than V_{ss} are applied to input or output pins other than medium or high withstand voltage pins, or if the voltage applied between VCC and VSS pins exceeds the rated voltage level. If a latch-up occurs, the power supply current may increase dramatically and may destroy semiconductor elements. When using semiconductor devices, always take sufficient care to avoid exceeding maximum ratings.

When the analog system power supply is switched on or off, be careful not to apply the analog power supply (AV_{cc}, AVRH), the analog input voltages and the power supply voltage for the high current output buffer pins (DV_{cc}) in excess of the digital power supply voltage (V_{cc}).

Once the digital power supply voltage (Vcc) has been disconnected, the analog power supply (AVcc, AVRH) and the power supply voltage for the high current output buffer pins (DVcc) may be turned on in any sequence.

Supply voltage stabilization

Rapid fluctuations in the power supply voltage can cause malfunctions even if the Vcc power supply voltage remains within the warranted operating range. It is recommended that the power supply be stabilized such that ripple fluctuations (P-P value) at commercial frequencies (50 Hz/60 Hz) be limited to within 10% of the standard Vcc value, and that transient fluctuations due to power supply switching, etc. be limited to a rate of 0.1 V/ms or less.

• Precautions when turning the power on

In order to prevent the built-in step-down circuits from malfunctioning, the time taken for the voltage to rise (0.2 V to 2.7 V) during power-on should be less than 50 μ s.

• Handling unused pins

If unused input pins are left open, they may cause malfunctions or latch-up which may lead to permanent damage to the semiconductor. Unused input pins should therefore be pulled up or pulled down through a resistor of at least 2 k Ω .


Unused input/output pins may be set to the output state and left open, or set to the input state and connected to a pull-up or pull-down resistance of 2 k Ω or more.

• Handling A/D converter power supply pins

Even if the A/D converter is not used, the power supply pins should be connected such as $AV_{CC} = V_{CC}$, and $AV_{SS} = AVRH = V_{SS}$.

• Notes on using an external clock

Even when an external clock is used, an oscillation stabilization wait time is required following power-on reset or release from sub clock mode or stop mode. Furthermore, only the X0A pin should be driven when an external clock is used, with the X1A pin open as shown in the following diagram. Do not use high-speed oscillation pins (X0 and X1) for external clock input.



• Notes on operating in PLL clock mode

On this microcontroller, if in case the crystal oscillator breaks off or an external reference clock input stops while the PLL clock mode is selected, a self-oscillator circuit contained in the PLL may continue its operation at its self-running frequency. However, FUJITSU SEMICONDUCTOR will not guarantee results of operations if such failure occurs.

Crystal oscillator circuit


Noise around the X0/X1, or X0A/X1A pins may cause this device to operate abnormally. In the interest of stable operation it is strongly recommended that printed circuit artwork places ground bypass capacitors as close as possible to the X0/X1, X0A/X1A and crystal oscillator (or ceramic oscillator) and that oscillator lines do not cross the lines of other circuits.

Please ask each crystal maker to evaluate the oscillational characteristics of the crystal and this device.

• Power supply pins

Devices including multiple VCC or VSS pins are designed such that pins that need to be at the same potential are interconnected internally to prevent malfunctions such as latch-up. To reduce unnecessary radiation, prevent malfunctioning of the strobe signal due to the rise of ground level, and observe the standard for total output current, be sure to connect the VCC and VSS pins to the power supply and ground externally.

Always connect all of the VCC pins to the same potential and all of the VSS pins to ground as shown in the following diagram. The device will not operate correctly if multiple VCC or VSS pins are connected to different voltages, even if those voltages are within the guaranteed operating ranges.



In addition, care must be given to connecting the VCC and VSS pins of this device to the current supply source with as low impedance as possible. It is recommended that a 1.0 μ F bypass capacitor be connected between the VCC and VSS pins as close to the pins as possible.

• Sequence for connecting the A/D converter power supply and analog inputs

The A/D converter power supply (AVcc, AVRH) and analog inputs (AN0 to AN7) must be applied after the digital power supply (Vcc) is switched on. When turning the power off, the A/D converter power supply and analog inputs must be disconnected before the digital power supply is switched off (Vcc). Ensure that AVRH does not exceed AVcc during either power-on or power-off. Even when pins which double as analog input pins are used as input ports, be sure that the input voltage does not exceed AVcc (turning on/off the analog and digital power supplies simultaneously is acceptable).



• Serial communication

In serial communication, reception of wrong data may occur due to noise or other causes. Therefore, design a printed circuit board to prevent noise from occurring. Taking account of the reception of wrong data, detect errors by measures such as adding a checksum to the end of data. If an error is detected, retransmit the data.

• Characteristic difference between flash device and MASK ROM device

In the flash device and the MASK ROM device, the electrical characteristic including current consumption, ESD, latch-up, the noise characteristic, and oscillation characteristic, etc. is different according to the difference between the chip layout and the memory structure.

Reconfirm the electrical characteristic when the product is replaced by another product of the same series.

■ I/O MAP

Address	Register name	Symbol	Read/write	Resource name	Initial value
00000н	Port 0 data register	PDR0	R/W	Port 0	XXXXXXXXB
000001н	Port 1 data register	PDR1	R/W	Port 1	XXXXXXXX
000002н	Port 2 data register	PDR2	R/W	Port 2	XXXXXXXAB
00003н	Port 3 data register	PDR3	R/W	Port 3	XXXXXXXAB
000004н	Port 4 data register	PDR4	R/W	Port 4	XXXXXXXAB
000005н	Port 5 data register	PDR5	R/W	Port 5	XXXXXXXAB
00006н	Port 6 data register	PDR6	R/W	Port 6	XXXXXXXAB
000007н	Port 7 data register	PDR7	R/W	Port 7	XXXXXXXAB
00008н	Port 8 data register	PDR8	R/W	Port 8	XXXXXXXXB
000009н	Port 9 data register	PDR9	R/W	Port 9	XXXXXXXXB
00000Ан, 00000Вн		(Disab	led)		
00000Сн	Port C data register	PDRC	R/W	Port C	XXXXXXXXB
00000DH	Port D data register	PDRD	R/W	Port D	XXXXXXXXB
00000EH	Port E data register	PDRE	R/W	Port E	XXXXXXXXB
00000Fн		(Disab	led)		
000010н	Port 0 direction register	DDR0	R/W	Port 0	0000000в
000011н	Port 1 direction register	DDR1	R/W	Port 1	ХХ00000в
000012н	Port 2 direction register	DDR2	R/W	Port 2	000000XXB
000013н	Port 3 direction register	DDR3	R/W	Port 3	0000000в
000014н	Port 4 direction register	DDR4	R/W	Port 4	0000000в
000015н	Port 5 direction register	DDR5	R/W	Port 5	0000000в
000016н	Port 6 direction register	DDR6	R/W	Port 6	0000000в
000017н	Port 7 direction register	DDR7	R/W	Port 7	0000000в
000018н	Port 8 direction register	DDR8	R/W	Port 8	0000000в
000019н	Port 9 direction register	DDR9	R/W	Port 9	Х000000в
00001Ан	Analog input enable	ADER6	R/W	Port 6, A/D	11111111в
00001Bн		(Disab	led)		·
00001CH	Port C direction register	DDRC	R/W	Port C	0000000в
00001Dн	Port D direction register	DDRD	R/W	Port D	Х000000в
00001EH	Port E direction register	DDRE	R/W	Port E	XXXXX000B
00001Fн		(Disab	led)		
000020н	Lower A/D control status register	ADCS0	R/W		000XXXX0 _B
000021н	Higher A/D control status register	ADCS1	R/W	A/D converter	000000Хв
000022н	Lower A/D control status register	ADCR0	R	A/D converter	0000000в
000023н	Higher A/D data register	ADCR1	R		XXXXXX00 _B

Address	Register name	Symbol	Read/write	Resource name	Initial value
0000D4H	Lower timer control status register 2	TMCSR2L	R/W	16-bit	0000000в
0000D5н	Higher timer control status register 2	TMCSR2H	R/W	reload timer 2	XXX10000 _B
0000D6н	Lower timer control status register 3	TMCSR3L	R/W	16-bit	0000000в
0000D7н	Higher timer control status register 3	TMCSR3H	R/W	reload timer 3	XXX10000 _B
0000D8н	Lower sound control register 1	SGCRL1	R/W	Cound concreter 1	0000000в
0000D9н	Higher sound control register 1	SGCRH1	R/W	Sound generator 1	0XXXX100 _B
0000DAH	Lower PPG3 control status register	PCNTL3	R/W	16-bit PPG3	0000000в
0000DBH	Higher PPG3 control status register	PCNTH3	R/W	10-bit FFG3	0000001в
0000DCH	Lower PPG4 control status register	PCNTL4	R/W	16-bit PPG4	0000000в
0000DDH	Higher PPG4 control status register	PCNTH4	R/W	TO-DIL PPG4	0000001в
0000DEH	Lower PPG5 control status register	PCNTL5	R/W		0000000в
0000DFH	Higher PPG5 control status register	PCNTH5	R/W	16-bit PPG5	0000001в
0000E0H	Serial mode register 2	SMR2	R/W, W		0000000в
0000E1н	Serial control register 2	SCR2	R/W, W		0000000в
0000E2н	Reception/transmission data register 2	RDR2/ TDR2	R/W		0000000в
0000E3H	Serial status register 2	SSR2	R/W, R	UART	00001000в
0000E4H	Extended communication control register 2	ECCR2	R/W, R	(LIN/SCI) 2	000000XXв
0000E5н	Extended status control register 2	ESCR2	R/W		00000100в
0000E6н	Baud rate generator register 20	BGR20	R/W		0000000в
0000E7н	Baud rate generator register 21	BGR21	R/W, R		0000000в
0000E8H	Serial mode register 3	SMR3	R/W, W		0000000в
0000E9H	Serial control register 3	SCR3	R/W, W		0000000в
0000EAH	Reception/transmission data register 3	RDR3/ TDR3	R/W		0000000в
0000EBH	Serial status register 3	SSR3	R/W, R	UART	00001000в
0000ECH	Extended communication control register 3	ECCR3	R/W, R	(LIN/SCI) 3	000000XX _B
0000EDH	Extended status control register 3	ESCR3	R/W		00000100в
0000EEH	Baud rate generator register 30	BGR30	R/W		0000000в
0000EFH	Baud rate generator register 31	BGR31	R/W, R		0000000в
001FF0н	Program address detection register 0	PADR0	R/W		XXXXXXXXB
001FF1н	Program address detection register 1	PADR0	R/W		XXXXXXXXB
001FF2н	Program address detection register 2	PADR0	R/W	Address match	XXXXXXXXB
001FF3н	Program address detection register 3	PADR1	R/W	detection	XXXXXXXXB
001FF4н	Program address detection register 4	PADR1	R/W		XXXXXXXXB
001FF5н	Program address detection register 5	PADR1	R/W		XXXXXXXXB

Address	Register name	Symbol	Read/write	Resource name	Initial value				
003970н to 003973н		(Disab	led)						
003974н	Frequency data register 1	SGFR1	R/W		XXXXXXXXB				
003975н	Amplitude data register 1	SGAR1	R/W	Sound concretor 1	0000000в				
003976н	Decrement grade register 1	SGDR1	R/W	Sound generator 1	XXXXXXXXB				
003977н	Tone count register 1	SGTR1	R/W		XXXXXXXXB				
003978н to 00397Fн	(Disabled)								
003980н	DWM1 compare register 0	PWC10	R/W		XXXXXXXXB				
003981 н	PWM1 compare register 0	FWCIU	U/ M		XXXXXXXXB				
003982н	BWW compare register 0	PWC20	R/W	Stepping motor	XXXXXXXXB				
003983н	PWM2 compare register 0	F WC20	U/ M	controller 0	XXXXXXXXB				
003984н	PWM1 select register 0	PWS10	R/W		0000000в				
003985н	PWM2 select register 0	PWS20	R/W		Х000000в				
003986н, 003987н		(Disab	led)						
003988н	DWM1 compare register 1	PWC11	R/W		XXXXXXXXB				
003989н	PWM1 compare register 1	PWCII	H/ VV		XXXXXXXXB				
00398Ан	DWM2 compare register 1	PWC21	R/W	Stepping motor	XXXXXXXXB				
00398Вн	PWM2 compare register 1	PWC21	H/ VV	controller 1	XXXXXXXXB				
00398Сн	PWM1 select register 1	PWS11	R/W		0000000в				
00398Dн	PWM2 select register 1	PWS21	R/W		Х000000в				
00398Eн, 00398Fн		(Disab	led)						
003990н					XXXXXXXXB				
003991 н	PWM1 compare register 2	PWC12	R/W		XXXXXXXXB				
003992н	DW/M2 compare register 2			Stepping motor	XXXXXXXXB				
003993н	PWM2 compare register 2	PWC22	R/W	controller 2	XXXXXXXXB				
003994н	PWM1 select register 2	PWS12	R/W		0000000в				
003995н	PWM2 select register 2	PWS22	R/W		Х000000в				
003996н, 003997н		(Disab	led)		(Continued				

	Add	ress		Derictor Abbre-			Initial Value
CAN0	CAN1	CAN2	CAN3	Register	viation	Access	Initial Value
003A80н	003B80н	003780⊦	003880H	Data register () (9 butes)		R/W	XXXXXXXXB
to 003A87н	to 003B87⊦	to 003787⊦	to 003887⊦	Data register 0 (8 bytes)	DTR0	H/ VV	to XXXXXXXB
003A88н	003B88н	003788 н	003888H		DTD4	DAA	XXXXXXX
to 003A8F⊦	to 003B8F⊦	to 00378F⊦	to 00388F⊦	Data register 1 (8 bytes)	DTR1	R/W	to XXXXXXXB
003А90н	003B90н	003790н	003890⊦ to	Data register 2 (8 bytes)	DTR2	R/W	XXXXXXXXB
to 003А97н	to 003B97н	to 003797⊦	to 003897⊦	Data register 2 (8 bytes)	DIRZ	H/ VV	to XXXXXXXB
003A98н	003B98н	003798 н	003898 н		5754	5 444	XXXXXXXXB
to 003A9F⊦	to 003B9F⊦	to 00379Fн	to 00389Fн	Data register 3 (8 bytes)	DTR3	R/W	to XXXXXXXB
003AA0н	003BA0н	0037A0н	0038A0н	Data register 4 (9 butes)			XXXXXXXXB
to 003AA7⊦	to 003BA7н	to 0037А7н	to 0038А7н	Data register 4 (8 bytes)	DTR4	R/W	to XXXXXXXB
003AA8H	003BA8н	0037A8н	0038A8н	Data register E (9 butes)	DTDE		XXXXXXXXB
to 003AAF⊦	to 003BAF⊦	to 0037AF⊦	to 0038AF⊦	Data register 5 (8 bytes)	DTR5	R/W	to XXXXXXXB
003AB0н	003BB0н	0037B0н	0038B0н		DTDA	544	XXXXXXXXB
to 003AB7н	to 003BB7н	to 0037В7н	to 0038В7н	Data register 6 (8 bytes)	DTR6	R/W	to XXXXXXXB
003AB8н	003BB8н	0037B8н	0038B8н	Data variatav 7 (0 kutar)			XXXXXXXXB
to 003ABF⊬	to 003BBF⊦	to 0037BF⊬	to 0038BF⊦	Data register 7 (8 bytes)	DTR7	R/W	to XXXXXXXB
003АС0н	003ВС0н	0037С0н	0038C0н				XXXXXXXXB
to 003AC7н	to 003BC7⊦	to 0037C7⊦	to 0038С7н	Data register 8 (8 bytes)	DTR8	R/W	to XXXXXXXB
003AC8H	003BC8н	0037C8H	0038C8н	Data register 0 (0 butes)			XXXXXXXXB
to 003ACF⊦	to 003BCF⊦	to 0037CF⊦	to 0038CF⊦	Data register 9 (8 bytes)	DTR9	R/W	to XXXXXXXB
003AD0н	003BD0н	0037D0н	0038D0н				XXXXXXXXB
to 003AD7н	to 003BD7⊦	to 0037D7н	to 0038D7н	Data register 10 (8 bytes)	DTR10	R/W	to XXXXXXXB
003AD8н	003BD8н	0037D8н	0038D8н				XXXXXXXXB
to 003ADF⊦	to 003BDF⊦	to 0037DF⊦	to 0038DF⊦	Data register 11 (8 bytes)	DTR11	R/W	to XXXXXXXB
003AE0н	003BE0н	0037E0 н	0038E0 н				XXXXXXXXB
to 003АЕ7н	to 003BE7н	to 0037E7н	to 0038E7н	Data register 12 (8 bytes)	DTR12	R/W	to XXXXXXXB
003AE8н	003BE8н	0037E8н	0038E8н	_		5 444	XXXXXXXXB
to 003AEF⊦	to 003BEF⊦	to 0037EF⊦	to 0038EF⊦	Data register 13 (8 bytes)	DTR13	R/W	to XXXXXXXB
003AF0H	003BF0н	0037F0⊦	0038F0н				XXXXXXXXB
to 003AF7н	to 003BF7⊦	to 0037F7⊦	to 0038F7н	Data register 14 (8 bytes)	DTR14	R/W	to XXXXXXXB
003AF8н	003BF8⊦	0037F8н	0038F8⊦		DTD		XXXXXXXXB
to 003AFF⊦	to 003BFF⊦	to 0037FF⊦	to 0038FF⊦	Data register 15 (8 bytes)	DTR15	R/W	to XXXXXXXB

List of Message Buffers (Data register)

(Continued)

Interrupt source	El ² OS	In	terrup	t vector	Interre re	Priority	
	corresponding	Number		Address	ICR	Address	
UART 1 RX	0	#37	25н	FFFF68⊦	ICR13	0000BD _H *1	High
UART 1 TX	\bigtriangleup	#38	26н	FFFF64н	101113	UUUUBDH ·	A
UART 0 RX	0	#39	27н	FFFF60⊦	ICR14	0000BEн*1	
UART 0 TX	\bigtriangleup	#40	28н	FFFF5CH		UUUUDEH -	
Flash memory status	×	#41	29н	FFFF58⊦	ICR15	0000BF _H *1	1
Delay interrupt generator module	×	#42	2Ан	FFFF54H	101115	UUUUDFH '	Low

© : Usable, and has expanded intelligent I/O services (EI²OS) stop function

 \bigcirc : Usable

 \bigtriangleup : Usable when interrupt sources sharing ICR are not in use

- \times : Unusable
- *1 : Peripheral functions that share the ICR register have the same interrupt level.

• If the expanded intelligent I/O service (EI²OS) is used with peripheral functions that share the ICR register, only one of the peripheral functions that share the register can be used.

• When the expanded intelligent I/O service (EI²OS) is specified for one of the peripheral functions that shares the ICR register, interrupts cannot be used from the other peripheral functions that share the register.


*2 : Priority applies when interrupts of the same level are generated.

2. Recommended Operating Conditions

 $(V_{SS} = DV_{SS} = AV_{SS} = 0.0 V)$

Parameter	Symbol	Val	ue	Unit	Remarks			
Farameter	Symbol	Min	Max	Onit				
Power supply	Vcc	4.0	5.5	V	The low voltage detection reset operates when the power supply voltage reaches 4.2 V \pm 0.2 V.			
voltage	AVcc DVcc	4.4	5.5	v	Maintain stop operation status The low voltage detection reset operates when the power supply voltage reaches 4.2 V \pm 0.2 V.			
Smoothing capacitor*	Cs	0.1	1.0	μF	Use a ceramic capacitor or other capacitor of equivalent frequency characteristics. Use a capacitor with a capacitance greater than this capacitor as the bypass capacitor for the V_{CC} pin.			
Operating temperature	TA	- 40	+ 105	°C				

*: Refer to the following diagram for details on the connection of the smoothing capacitor Cs.




WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.






(2) Reset input


()			$(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ Vss} = AV)$	/ss = 0.0	V, Ta	= − 40 °C to +105 °C)
Parameter	Symbol	Pin name	Value	Unit	Remarks	
Falametei	er Symbol Pin name		Min Max		Unit	nemarks
	500	_	ns	During normal operation		
Reset input time	trstl	RST	RST Oscillator oscillation time* + 16 tc		ms	In stop mode, sub clock mode, sub sleep mode, and watch mode
		100		μs	In time-base timer mode	

*: The oscillation time of the oscillator is the time taken to reach 90% of the amplitude. The oscillation time of a crystal oscillator is between several ms and tens of ms. The oscillation time of a ceramic oscillator is between hundreds of μ s and several ms. The oscillation time of an external clock is 0 ms.

Note : tcp is the internal operating clock cycle time. (Unit : ns)



FU



• Bit setting: ESCR0/1/2/3:SCES=1, ECCR0/1/2/3:SCDE=1


(Vcc = 5.0 V \pm 10%, Vss = AVss = 0.0 V, T_A = -40 °C to +105 °C)

Parameter	Symbol	Pin name	Conditions	Va	Unit	
Falameter	Symbol	Fill lidille	Conditions	Min	ue Max + 50 	Unit
Serial clock cycle time	tscyc	SCK0 to SCK3		5 tcp		ns
SCK $\downarrow \rightarrow$ SOT delay time	ts∟ovi	SCK0 to SCK3, SOT0 to SOT3	Internal shift clock	- 50	+ 50	ns
$Valid\;SIN\toSCK\downarrow$	tıvsнı	SCK0 to SCK3,	mode output pin	tcp + 80		ns
SCK $\uparrow \rightarrow$ valid SIN hold time	tshixi	SIN0 to SIN3	$C_{L} = 80 \text{ pF} + 1 \text{TTL}$	0		ns
$SOT o SCK \uparrow delay$ time	tsovнı	SCK0 to SCK3, SOT0 to SOT3		3 tcp - 70		ns

Notes : • Depending on the machine clock frequency to be used, the maximum baud rate may be limited by some parameters. These parameters are shown in "MB90920 series hardware manual".

• CL is the load capacitance connected to the pin during testing.


• tcp is the internal operating clock cycle time. Refer to " (1) Clock timing".




(6) Trigger input timing

	$(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ V}_{SS} = \text{AV}_{SS} = 0.0 \text{ V}, \text{ T}_{A} = -40 ^{\circ}\text{C} \text{ to } +105 ^{\circ}\text{C})$						
Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max		nemarks
Input pulse width	tтrgн, tтrg∟	INT0 to INT7		200	_	ns	During normal operation
		ADTG		t _{CP} + 200		ns	

Note : tcp is the internal operating clock cycle time. Refer to " (1) Clock timing".





About errors

As |AVRH - AVss| becomes smaller, the relative errors grow larger.