



Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Obsolete
Core Processor	F <sup>2</sup> MC-16LX
Core Size	16-Bit
Speed	32MHz
Connectivity	CANbus, LINbus, UART/USART
Peripherals	LCD, LVD, POR, PWM, WDT
Number of I/O	93
Program Memory Size	256KB (256K x 8)
Program Memory Type	Mask ROM
EEPROM Size	-
RAM Size	10K x 8
Voltage - Supply (Vcc/Vdd)	4V ~ 5.5V
Data Converters	A/D 8x8/10b
Oscillator Type	External
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	120-LQFP
Supplier Device Package	120-LQFP (16x16)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/infineon-technologies/mb90922ncspmc-gs-111e1">https://www.e-xfl.com/product-detail/infineon-technologies/mb90922ncspmc-gs-111e1</a>

# MB90920 Series

(Continued)

- 16-bit reload timer (4 channels)
  - 16-bit reload timer operation (select toggle output or one-shot output)
  - Selectable event count function
- Real time watch timer (main clock)
  - Operates directly from oscillator clock.
  - Interrupt can be generated by second/minute/hour/date counter overflow.
- PPG timer (6 channels)
  - Output pins (3 channels), external trigger input pin (1 channel)
  - Operation clock frequencies :  $f_{CP}$ ,  $f_{CP}/2^2$ ,  $f_{CP}/2^4$ ,  $f_{CP}/2^6$
- Delay interrupt
  - Generates interrupt for task switching.
  - Interrupts to CPU can be generated/cleared by software setting.
- External interrupts (8 channels)
  - 8-channel independent operation
  - Interrupt source setting available : "L" to "H" edge/ "H" to "L" edge/ "L" level/ "H" level.
- 8/10-bit A/D converter (8 channels)
  - Conversion time : 3  $\mu$ s (at  $f_{CP} = 32$  MHz)
  - External trigger activation available (P50/INT0/ADTG)
  - Internal timer activation available (16-bit reload timer 1)
- UART(LIN/SCI) (4 channels)
  - Equipped with full duplex double buffer
  - Clock-asynchronous or clock-synchronous serial transfer is available
- CAN interface (4 channels : CAN0 and CAN2, and CAN1 and CAN3 share transmission and reception pins, and interrupt control registers).
  - Conforms to CAN specifications version 2.0 Part A and B.
  - Automatic resend in case of error.
  - Automatic transfer in response to remote frame.
  - 16 prioritized message buffers for data and ID
  - Multiple message support
  - Flexible configuration for receive filter : Full bit compare/full bit mask/two partial bit masks
  - Supports up to 1 Mbps
  - CAN wakeup function (RX connected to INT0 internally)
- LCD controller/driver (32 segment x 4 common)
  - Segment driver and command driver with direct LCD panel (display) drive capability
- Reset on detection of low voltage/program loop
  - Automatic reset when low voltage is detected
  - Program looping detection function
- Stepping motor controller (4 channels)
  - High current output for each channel  $\times$  4
  - Synchronized 8/10-bit PWM for each channel  $\times$  2
- Sound generator (2 channels)
  - 8-bit PWM signal mixed with tone frequency from 8-bit reload counter.
  - PWM frequencies : 125 kHz, 62.5 kHz, 31.2 kHz, 15.6 kHz (at  $f_{CP} = 32$  MHz)
  - Tone frequencies : PWM frequency /2/ , divided by (reload frequency +1)
- Input/output ports
  - General-purpose input/output port (CMOS output) 93 ports
- Function for port input level selection
  - Automotive/CMOS-Schmitt
- Flash memory security function
  - Protects the contents of Flash memory (Flash memory product only)

# MB90920 Series

## ■ PRODUCT LINEUP


Part number Parameter	MB90 F922NC	MB90 F922NCS	MB90 F923NC	MB90 F923NCS	MB90 F924NC	MB90 F924NCS	MB90 922NCS	MB90 V920-101	MB90 V920-102		
Type	Flash memory product						MASK ROM product	Evaluation product			
CPU	F <sup>2</sup> MC-16LX CPU										
System clock	PLL clock multiplier circuit (×1, ×2, ×3, ×4, ×8, 1/2 when PLL stopped) Minimum instruction execution time 31.25 ns (with 4 MHz oscillation clock ×8)										
Sub clock pins (X0A, X1A)	Yes	No	Yes	No	Yes	No	No	No	Yes		
ROM	Flash memory 256 Kbytes		Flash memory 384 Kbytes		Flash memory 512 Kbytes		256 K bytes	External			
RAM	10 Kbytes		16 Kbytes		24 Kbytes		10 K bytes	30 Kbytes			
I/O port	91 ports	93 ports	91 ports	93 ports	91 ports	93 ports	93 ports	93 ports	91 ports		
LCD controller	32 segment × 4 common										
LIN-UART	UART (LIN/SCI) 4 channels										
CAN interface	4 channels										
16-bit input capture	8 channels										
16-bit reload timer	4 channels										
16-bit free-run timer	1 channel										
Real time watch timer	1 channel										
16-bit PPG timer	6 channels										
External interrupt	8 channels										
8/10-bit A/D converter	8 channels										
Low-voltage/ CPU operating detection reset	Yes							No			
Stepping motor controller	4 channels										
Sound generator	2 channels										
Flash memory security	Yes						—				
Operating voltage	4.0 V to 5.5 V							4.5 V to 5.5 V			
Package	LQFP-120							PGA-299			

# MB90920 Series

Pin no.	Pin name	I/O circuit type*1	Function
104	P13	I	General-purpose I/O port
	PPG5		16-bit PPG ch.5 output pin
109	P14	I	General-purpose I/O port
	TIN2		16-bit reload timer ch.2 TIN input pin
	IN1		Input capture ch.1 trigger input pin
110	P15	I	General-purpose I/O port
	IN0		Input capture ch.0 trigger input pin
111	COM0	P	LCD controller/driver common output pin
112	COM1	P	LCD controller/driver common output pin
113	COM2	P	LCD controller/driver common output pin
114	COM3	P	LCD controller/driver common output pin
115	P22	F	General-purpose I/O port
	SEG00		LCD controller/driver segment output pin
116	P23	F	General-purpose I/O port
	SEG01		LCD controller/driver segment output pin
117	P24	F	General-purpose I/O port
	SEG02		LCD controller/driver segment output pin
118	P25	F	General-purpose I/O port
	SEG03		LCD controller/driver segment output pin
119	P26	F	General-purpose I/O port
	SEG04		LCD controller/driver segment output pin
120	P27	F	General-purpose I/O port
	SEG05		LCD controller/driver segment output pin
1	P30	F	General-purpose I/O port
	SEG06		LCD controller/driver segment output pin
2	P31	F	General-purpose I/O port
	SEG07		LCD controller/driver segment output pin
3	P32	F	General-purpose I/O port
	SEG08		LCD controller/driver segment output pin
4	P33	F	General-purpose I/O port
	SEG09		LCD controller/driver segment output pin
5	P34	F	General-purpose I/O port
	SEG10		LCD controller/driver segment output pin
6	P35	F	General-purpose I/O port
	SEG11		LCD controller/driver segment output pin

(Continued)

## ■ BLOCK DIAGRAM



# MB90920 Series

Address	Register name	Symbol	Read/write	Resource name	Initial value	
000024H	Compare clear register	CPCLR	R/W	16-bit free-run timer	XXXXXXXXB	
000025H			R/W		XXXXXXXXB	
000026H	Timer data register	TCDT	R/W	16-bit free-run timer	00000000B	
000027H			R/W		00000000B	
000028H	Lower timer control status register	TCCSL	R/W		00000000B	
000029H	Higher timer control status register	TCCSH	R/W		01-00000B	
00002AH	Lower PPG0 control status register	PCNTL0	R/W	16-bit PPG0	00000000B	
00002BH	Higher PPG0 control status register	PCNTH0	R/W		00000001B	
00002CH	Lower PPG1 control status register	PCNTL1	R/W	16-bit PPG1	00000000B	
00002DH	Higher PPG1 control status register	PCNTH1	R/W		00000001B	
00002EH	Lower PPG2 control status register	PCNTL2	R/W	16-bit PPG2	00000000B	
00002FH	Higher PPG2 control status register	PCNTH2	R/W		00000001B	
000030H	External interrupt enable	ENIR	R/W	External interrupt	00000000B	
000031H	External interrupt request	EIRR	R/W		00000000B	
000032H	Lower external interrupt level	ELVRL	R/W		00000000B	
000033H	Higher external interrupt level	ELVRH	R/W		00000000B	
000034H	Serial mode register 0	SMR0	R/W, W	UART (LIN/SCI) 0	00000000B	
000035H	Serial control register 0	SCR0	R/W, W		00000000B	
000036H	Reception/transmission data register 1	RDR0/ TDR0	R/W		00000000B	
000037H	Serial status register 0	SSR0	R/W, R		00001000B	
000038H	Extended communication control register 0	ECCR0	R/W, R		00000XXB	
000039H	Extended status control register 0	ESCR0	R/W		00000100B	
00003AH	Baud rate generator register 00	BGR00	R/W		00000000B	
00003BH	Baud rate generator register 01	BGR01	R/W, R		00000000B	
00003CH to 00003FH	(Disabled)					
000040H to 00004FH	Area reserved for CAN Controller 0. Refer to "CAN CONTROLLERS"					
000050H	Lower timer control status register 0	TMCSR0L	R/W	16-bit reload timer 0	00000000B	
000051H	Higher timer control status register 0	TMCSR0H	R/W		XXX10000B	
000052H	Timer register 0/reload register 0	TMR0/ TMRLR0	R/W		XXXXXXXXB	
000053H					XXXXXXXXB	

(Continued)

# MB90920 Series

Address	Register name	Symbol	Read/write	Resource name	Initial value
0000B0H	Interrupt control register 00	ICR00	R/W	Interrupt controller	00000111 <sub>B</sub>
0000B1H	Interrupt control register 01	ICR01	R/W		00000111 <sub>B</sub>
0000B2H	Interrupt control register 02	ICR02	R/W		00000111 <sub>B</sub>
0000B3H	Interrupt control register 03	ICR03	R/W		00000111 <sub>B</sub>
0000B4H	Interrupt control register 04	ICR04	R/W		00000111 <sub>B</sub>
0000B5H	Interrupt control register 05	ICR05	R/W		00000111 <sub>B</sub>
0000B6H	Interrupt control register 06	ICR06	R/W		00000111 <sub>B</sub>
0000B7H	Interrupt control register 07	ICR07	R/W		00000111 <sub>B</sub>
0000B8H	Interrupt control register 08	ICR08	R/W		00000111 <sub>B</sub>
0000B9H	Interrupt control register 09	ICR09	R/W		00000111 <sub>B</sub>
0000BAH	Interrupt control register 10	ICR10	R/W		00000111 <sub>B</sub>
0000BBH	Interrupt control register 11	ICR11	R/W		00000111 <sub>B</sub>
0000BCH	Interrupt control register 12	ICR12	R/W		00000111 <sub>B</sub>
0000BDH	Interrupt control register 13	ICR13	R/W		00000111 <sub>B</sub>
0000BEH	Interrupt control register 14	ICR14	R/W		00000111 <sub>B</sub>
0000BFH	Interrupt control register 15	ICR15	R/W		00000111 <sub>B</sub>
0000C0H to 0000C3H	(Disabled)				
0000C4H	Serial mode register 1	SMR1	R/W, W	UART (LIN/SCI) 1	00000000 <sub>B</sub>
0000C5H	Serial control register 1	SCR1	R/W, W		00000000 <sub>B</sub>
0000C6H	Reception/transmission data register 1	RDR1/ TDR1	R/W		00000000 <sub>B</sub>
0000C7H	Serial status register 1	SSR1	R/W, R		00001000 <sub>B</sub>
0000C8H	Extended communication control register 1	ECCR1	R/W, R		000000XX <sub>B</sub>
0000C9H	Extended status control register 1	ESCR1	R/W		00000100 <sub>B</sub>
0000CAH	Baud rate generator register 10	BGR10	R/W		00000000 <sub>B</sub>
0000CBH	Baud rate generator register 11	BGR11	R/W, R		00000000 <sub>B</sub>
0000CCH	Lower watch timer control register	WTCRL	R/W	Real-time watch timer	000XXXXX0 <sub>B</sub>
0000CDH	Middle watch timer control register	WTCRM	R/W		00000000 <sub>B</sub>
0000CEH	Higher watch timer control register	WTCRH	R/W		XXXXXXX0 <sub>B</sub>
0000CFH	Sub clock control register	PSCCR	W	Sub clock	XXXX0000 <sub>B</sub>
0000D0H	Input capture control status 4/5	ICS45	R/W	Input capture 4/5	00000000 <sub>B</sub>
0000D1H	Input capture edge register 4/5	ICE45	R/W, R		XXXXXXXX <sub>B</sub>
0000D2H	Input capture control status 6/7	ICS67	R/W	Input capture 6/7	00000000 <sub>B</sub>
0000D3H	Input capture edge register 6/7	ICE67	R/W, R		XXXOX0XX <sub>B</sub>

(Continued)

# MB90920 Series

Address	Register name	Symbol	Read/write	Resource name	Initial value
0000D4H	Lower timer control status register 2	TMCSR2L	R/W	16-bit reload timer 2	00000000 <sub>B</sub>
0000D5H	Higher timer control status register 2	TMCSR2H	R/W		XXX10000 <sub>B</sub>
0000D6H	Lower timer control status register 3	TMCSR3L	R/W	16-bit reload timer 3	00000000 <sub>B</sub>
0000D7H	Higher timer control status register 3	TMCSR3H	R/W		XXX10000 <sub>B</sub>
0000D8H	Lower sound control register 1	SGCRL1	R/W	Sound generator 1	00000000 <sub>B</sub>
0000D9H	Higher sound control register 1	SGCRH1	R/W		0XXXX100 <sub>B</sub>
0000DAH	Lower PPG3 control status register	PCNTL3	R/W	16-bit PPG3	00000000 <sub>B</sub>
0000DBH	Higher PPG3 control status register	PCNTH3	R/W		00000001 <sub>B</sub>
0000DCH	Lower PPG4 control status register	PCNTL4	R/W	16-bit PPG4	00000000 <sub>B</sub>
0000DDH	Higher PPG4 control status register	PCNTH4	R/W		00000001 <sub>B</sub>
0000DEH	Lower PPG5 control status register	PCNTL5	R/W	16-bit PPG5	00000000 <sub>B</sub>
0000DFH	Higher PPG5 control status register	PCNTH5	R/W		00000001 <sub>B</sub>
0000E0H	Serial mode register 2	SMR2	R/W, W	UART (LIN/SCI) 2	00000000 <sub>B</sub>
0000E1H	Serial control register 2	SCR2	R/W, W		00000000 <sub>B</sub>
0000E2H	Reception/transmission data register 2	RDR2/ TDR2	R/W		00000000 <sub>B</sub>
0000E3H	Serial status register 2	SSR2	R/W, R		00001000 <sub>B</sub>
0000E4H	Extended communication control register 2	ECCR2	R/W, R		000000XX <sub>B</sub>
0000E5H	Extended status control register 2	ESCR2	R/W		00000100 <sub>B</sub>
0000E6H	Baud rate generator register 20	BGR20	R/W		00000000 <sub>B</sub>
0000E7H	Baud rate generator register 21	BGR21	R/W, R		00000000 <sub>B</sub>
0000E8H	Serial mode register 3	SMR3	R/W, W	UART (LIN/SCI) 3	00000000 <sub>B</sub>
0000E9H	Serial control register 3	SCR3	R/W, W		00000000 <sub>B</sub>
0000EAH	Reception/transmission data register 3	RDR3/ TDR3	R/W		00000000 <sub>B</sub>
0000EBH	Serial status register 3	SSR3	R/W, R		00001000 <sub>B</sub>
0000ECH	Extended communication control register 3	ECCR3	R/W, R		000000XX <sub>B</sub>
0000EDH	Extended status control register 3	ESCR3	R/W		00000100 <sub>B</sub>
0000EEH	Baud rate generator register 30	BGR30	R/W		00000000 <sub>B</sub>
0000EFH	Baud rate generator register 31	BGR31	R/W, R		00000000 <sub>B</sub>
001FF0H	Program address detection register 0	PADR0	R/W	Address match detection	XXXXXXXXXX <sub>B</sub>
001FF1H	Program address detection register 1	PADR0	R/W		XXXXXXXXXX <sub>B</sub>
001FF2H	Program address detection register 2	PADR0	R/W		XXXXXXXXXX <sub>B</sub>
001FF3H	Program address detection register 3	PADR1	R/W		XXXXXXXXXX <sub>B</sub>
001FF4H	Program address detection register 4	PADR1	R/W		XXXXXXXXXX <sub>B</sub>
001FF5H	Program address detection register 5	PADR1	R/W		XXXXXXXXXX <sub>B</sub>

(Continued)

# MB90920 Series

Address	Register name	Symbol	Read/write	Resource name	Initial value
003944 <sub>H</sub>	Input capture register 6	IPCP6	R	Input capture 6/7	XXXXXXXX <sub>B</sub>
003945 <sub>H</sub>					XXXXXXXX <sub>B</sub>
003946 <sub>H</sub>					XXXXXXXX <sub>B</sub>
003947 <sub>H</sub>					XXXXXXXX <sub>B</sub>
003948 <sub>H</sub> to 00394F <sub>H</sub>	(Disabled)				
003950 <sub>H</sub>	Minute data register 2/Reload register 2	TMR2/ TMRLR2	R/W	16-bit reload timer 2	XXXXXXXX <sub>B</sub>
003951 <sub>H</sub>					XXXXXXXX <sub>B</sub>
003952 <sub>H</sub>	Minute data register 3/Reload register 3	TMR3/ TMRLR3	R/W	16-bit reload timer 3	XXXXXXXX <sub>B</sub>
003953 <sub>H</sub>					XXXXXXXX <sub>B</sub>
003954 <sub>H</sub> to 003957 <sub>H</sub>	(Disabled)				
003958 <sub>H</sub>	Sub second data register	WTBR	R/W	Real time watch timer	XXXXXXXX <sub>B</sub>
003959 <sub>H</sub>					XXXXXXXX <sub>B</sub>
00395A <sub>H</sub>					XXXXXXXX <sub>B</sub>
00395B <sub>H</sub>					XX000000 <sub>B</sub>
00395C <sub>H</sub>					XX000000 <sub>B</sub>
00395D <sub>H</sub>					XXX00000 <sub>B</sub>
00395E <sub>H</sub>					00X00001 <sub>B</sub>
00395F <sub>H</sub>	(Disabled)				
003960 <sub>H</sub>	LCD display RAM	VRAM	R/W	LCD controller/ driver	XXXXXXXX <sub>B</sub>
003961 <sub>H</sub>					XXXXXXXX <sub>B</sub>
003962 <sub>H</sub>					XXXXXXXX <sub>B</sub>
003963 <sub>H</sub>					XXXXXXXX <sub>B</sub>
003964 <sub>H</sub>					XXXXXXXX <sub>B</sub>
003965 <sub>H</sub>					XXXXXXXX <sub>B</sub>
003966 <sub>H</sub>					XXXXXXXX <sub>B</sub>
003967 <sub>H</sub>					XXXXXXXX <sub>B</sub>
003968 <sub>H</sub>					XXXXXXXX <sub>B</sub>
003969 <sub>H</sub>					XXXXXXXX <sub>B</sub>
00396A <sub>H</sub>					XXXXXXXX <sub>B</sub>
00396B <sub>H</sub>					XXXXXXXX <sub>B</sub>
00396C <sub>H</sub>					XXXXXXXX <sub>B</sub>
00396D <sub>H</sub>					XXXXXXXX <sub>B</sub>
00396E <sub>H</sub>					XXXXXXXX <sub>B</sub>
00396F <sub>H</sub>					XXXXXXXX <sub>B</sub>

(Continued)

# MB90920 Series

Address	Register name	Symbol	Read/write	Resource name	Initial value	
003970 <sub>H</sub> to 003973 <sub>H</sub>			(Disabled)			
003974 <sub>H</sub>	Frequency data register 1	SGFR1	R/W	Sound generator 1	XXXXXXXX <sub>B</sub>	
003975 <sub>H</sub>	Amplitude data register 1	SGAR1	R/W		00000000 <sub>B</sub>	
003976 <sub>H</sub>	Decrement grade register 1	SGDR1	R/W		XXXXXXXX <sub>B</sub>	
003977 <sub>H</sub>	Tone count register 1	SGTR1	R/W		XXXXXXXX <sub>B</sub>	
003978 <sub>H</sub> to 00397F <sub>H</sub>			(Disabled)			
003980 <sub>H</sub>	PWM1 compare register 0	PWC10	R/W	Stepping motor controller 0	XXXXXXXX <sub>B</sub>	
003981 <sub>H</sub>					XXXXXXXX <sub>B</sub>	
003982 <sub>H</sub>	PWM2 compare register 0	PWC20	R/W		XXXXXXXX <sub>B</sub>	
003983 <sub>H</sub>					XXXXXXXX <sub>B</sub>	
003984 <sub>H</sub>	PWM1 select register 0	PWS10	R/W		00000000 <sub>B</sub>	
003985 <sub>H</sub>	PWM2 select register 0	PWS20	R/W		X0000000 <sub>B</sub>	
003986 <sub>H</sub> , 003987 <sub>H</sub>			(Disabled)			
003988 <sub>H</sub>	PWM1 compare register 1	PWC11	R/W	Stepping motor controller 1	XXXXXXXX <sub>B</sub>	
003989 <sub>H</sub>					XXXXXXXX <sub>B</sub>	
00398A <sub>H</sub>	PWM2 compare register 1	PWC21	R/W		XXXXXXXX <sub>B</sub>	
00398B <sub>H</sub>					XXXXXXXX <sub>B</sub>	
00398C <sub>H</sub>	PWM1 select register 1	PWS11	R/W		00000000 <sub>B</sub>	
00398D <sub>H</sub>	PWM2 select register 1	PWS21	R/W		X0000000 <sub>B</sub>	
00398E <sub>H</sub> , 00398F <sub>H</sub>			(Disabled)			
003990 <sub>H</sub>	PWM1 compare register 2	PWC12	R/W	Stepping motor controller 2	XXXXXXXX <sub>B</sub>	
003991 <sub>H</sub>					XXXXXXXX <sub>B</sub>	
003992 <sub>H</sub>	PWM2 compare register 2	PWC22	R/W		XXXXXXXX <sub>B</sub>	
003993 <sub>H</sub>					XXXXXXXX <sub>B</sub>	
003994 <sub>H</sub>	PWM1 select register 2	PWS12	R/W		00000000 <sub>B</sub>	
003995 <sub>H</sub>	PWM2 select register 2	PWS22	R/W		X0000000 <sub>B</sub>	
003996 <sub>H</sub> , 003997 <sub>H</sub>			(Disabled)			

(Continued)

# MB90920 Series

(Continued)

Address	Register name	Symbol	Read/write	Resource name	Initial value		
003998 <sub>H</sub>	PWM1 compare register 3 PWM2 compare register 3	PWC13 PWC23	R/W	Stepping motor controller 3	XXXXXXXX <sub>B</sub>		
003999 <sub>H</sub>					XXXXXXXX <sub>B</sub>		
00399A <sub>H</sub>					XXXXXXXX <sub>B</sub>		
00399B <sub>H</sub>					XXXXXXXX <sub>B</sub>		
00399C <sub>H</sub>	PWM1 select register 3	PWS13	R/W		00000000 <sub>B</sub>		
00399D <sub>H</sub>	PWM2 select register 3	PWS23	R/W		X0000000 <sub>B</sub>		
00399E <sub>H</sub> to 0039A5 <sub>H</sub>	(Disabled)						
0039A6 <sub>H</sub>	Flash write control register 0	FWR0	R/W	Flash I/F	00000000 <sub>B</sub>		
0039A7 <sub>H</sub>	Flash write control register 1	FWR1			00000000 <sub>B</sub>		
0039A8 <sub>H</sub> to 0039BF <sub>H</sub>	(Disabled)						
0039C0 <sub>H</sub> to 0039DF <sub>H</sub>	Area reserved for CAN Controller 2. Refer to "CAN CONTROLLERS"						
0039E0 <sub>H</sub> to 0039FF <sub>H</sub>	Area reserved for CAN Controller 3. Refer to "CAN CONTROLLERS"						
003A00 <sub>H</sub> to 003AFF <sub>H</sub>	Area reserved for CAN Controller 0. Refer to "CAN CONTROLLERS"						
003B00 <sub>H</sub> to 003BFF <sub>H</sub>	Area reserved for CAN Controller 1. Refer to "CAN CONTROLLERS"						
003C00 <sub>H</sub> to 003CFF <sub>H</sub>	Area reserved for CAN Controller 0. Refer to "CAN CONTROLLERS"						
003D00 <sub>H</sub> to 003DFF <sub>H</sub>	Area reserved for CAN Controller 1. Refer to "CAN CONTROLLERS"						
003E00 <sub>H</sub> to 003EFF <sub>H</sub>	Area reserved for CAN Controller 2. Refer to "CAN CONTROLLERS"						
003F00 <sub>H</sub> to 003FFF <sub>H</sub>	Area reserved for CAN Controller 3. Refer to "CAN CONTROLLERS"						

# MB90920 Series

List of Message Buffers (DLC Registers)

Address				Register	Abbreviation	Access	Initial Value
CAN0	CAN1	CAN2	CAN3				
003A60 <sub>H</sub>	003B60 <sub>H</sub>	003760 <sub>H</sub>	003860 <sub>H</sub>	DLC register 0	DLCR0	R/W	----XXXX <sub>B</sub>
003A61 <sub>H</sub>	003B61 <sub>H</sub>	003761 <sub>H</sub>	003861 <sub>H</sub>				
003A62 <sub>H</sub>	003B62 <sub>H</sub>	003762 <sub>H</sub>	003862 <sub>H</sub>	DLC register 1	DLCR1	R/W	----XXXX <sub>B</sub>
003A63 <sub>H</sub>	003B63 <sub>H</sub>	003763 <sub>H</sub>	003863 <sub>H</sub>				
003A64 <sub>H</sub>	003B64 <sub>H</sub>	003764 <sub>H</sub>	003864 <sub>H</sub>	DLC register 2	DLCR2	R/W	----XXXX <sub>B</sub>
003A65 <sub>H</sub>	003B65 <sub>H</sub>	003765 <sub>H</sub>	003865 <sub>H</sub>				
003A66 <sub>H</sub>	003B66 <sub>H</sub>	003766 <sub>H</sub>	003866 <sub>H</sub>	DLC register 3	DLCR3	R/W	----XXXX <sub>B</sub>
003A67 <sub>H</sub>	003B67 <sub>H</sub>	003767 <sub>H</sub>	003867 <sub>H</sub>				
003A68 <sub>H</sub>	003B68 <sub>H</sub>	003768 <sub>H</sub>	003868 <sub>H</sub>	DLC register 4	DLCR4	R/W	----XXXX <sub>B</sub>
003A69 <sub>H</sub>	003B69 <sub>H</sub>	003769 <sub>H</sub>	003869 <sub>H</sub>				
003A6A <sub>H</sub>	003B6A <sub>H</sub>	00376A <sub>H</sub>	00386A <sub>H</sub>	DLC register 5	DLCR5	R/W	----XXXX <sub>B</sub>
003A6B <sub>H</sub>	003B6B <sub>H</sub>	00376B <sub>H</sub>	00386B <sub>H</sub>				
003A6C <sub>H</sub>	003B6C <sub>H</sub>	00376C <sub>H</sub>	00386C <sub>H</sub>	DLC register 6	DLCR6	R/W	----XXXX <sub>B</sub>
003A6D <sub>H</sub>	003B6D <sub>H</sub>	00376D <sub>H</sub>	00386D <sub>H</sub>				
003A6E <sub>H</sub>	003B6E <sub>H</sub>	00376E <sub>H</sub>	00386E <sub>H</sub>	DLC register 7	DLCR7	R/W	----XXXX <sub>B</sub>
003A6F <sub>H</sub>	003B6F <sub>H</sub>	00376F <sub>H</sub>	00386F <sub>H</sub>				
003A70 <sub>H</sub>	003B70 <sub>H</sub>	003770 <sub>H</sub>	003870 <sub>H</sub>	DLC register 8	DLCR8	R/W	----XXXX <sub>B</sub>
003A71 <sub>H</sub>	003B71 <sub>H</sub>	003771 <sub>H</sub>	003871 <sub>H</sub>				
003A72 <sub>H</sub>	003B72 <sub>H</sub>	003772 <sub>H</sub>	003872 <sub>H</sub>	DLC register 9	DLCR9	R/W	----XXXX <sub>B</sub>
003A73 <sub>H</sub>	003B73 <sub>H</sub>	003773 <sub>H</sub>	003873 <sub>H</sub>				
003A74 <sub>H</sub>	003B74 <sub>H</sub>	003774 <sub>H</sub>	003874 <sub>H</sub>	DLC register 10	DLCR10	R/W	----XXXX <sub>B</sub>
003A75 <sub>H</sub>	003B75 <sub>H</sub>	003775 <sub>H</sub>	003875 <sub>H</sub>				
003A76 <sub>H</sub>	003B76 <sub>H</sub>	003776 <sub>H</sub>	003876 <sub>H</sub>	DLC register 11	DLCR11	R/W	----XXXX <sub>B</sub>
003A77 <sub>H</sub>	003B77 <sub>H</sub>	003777 <sub>H</sub>	003877 <sub>H</sub>				
003A78 <sub>H</sub>	003B78 <sub>H</sub>	003778 <sub>H</sub>	003878 <sub>H</sub>	DLC register 12	DLCR12	R/W	----XXXX <sub>B</sub>
003A79 <sub>H</sub>	003B79 <sub>H</sub>	003779 <sub>H</sub>	003879 <sub>H</sub>				
003A7A <sub>H</sub>	003B7A <sub>H</sub>	00377A <sub>H</sub>	00387A <sub>H</sub>	DLC register 13	DLCR13	R/W	----XXXX <sub>B</sub>
003A7B <sub>H</sub>	003B7B <sub>H</sub>	00377B <sub>H</sub>	00387B <sub>H</sub>				
003A7C <sub>H</sub>	003B7C <sub>H</sub>	00377C <sub>H</sub>	00387C <sub>H</sub>	DLC register 14	DLCR14	R/W	----XXXX <sub>B</sub>
003A7D <sub>H</sub>	003B7D <sub>H</sub>	00377D <sub>H</sub>	00387D <sub>H</sub>				
003A7E <sub>H</sub>	003B7E <sub>H</sub>	00377E <sub>H</sub>	00387E <sub>H</sub>	DLC register 15	DLCR15	R/W	----XXXX <sub>B</sub>
003A7F <sub>H</sub>	003B7F <sub>H</sub>	00377F <sub>H</sub>	00387F <sub>H</sub>				

# MB90920 Series


(Continued)

\*5 : Average output current is defined as the average value of the current flowing through any one of the corresponding pins within a period of 100 ms. The "average value" can be calculated by multiplying the "operating current" by the "operating factor".

\*6 : Average total output current is defined as the average value of the current flowing through all of the corresponding pins within a period of 100 ms. The "average value" can be calculated by multiplying the "operating current" by the "operating factor".

- \*7 :
- Applicable to pins: P10 to P15, P50 to P57, P60 to P67, P70 to P77, P80 to P87, PC0 to PC7, PD0 to PD6, PE0 to PE2
  - Use within recommended operating conditions.
  - Use at DC voltage (current).
  - The +B signal should always be applied with a limiting resistance placed between the +B signal and the microcontroller.
  - The value of the limiting resistance should be set so that when the +B signal is applied, the input current to the microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods.
  - Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input potential may pass through the protective diode and increase the potential at the V<sub>CC</sub> pin, and this may affect other devices.
  - Note that if a +B signal is input when the microcontroller power supply is off (not fixed at 0 V), the microcontroller may partially malfunction on power supplied through the +B signal pin.
  - Note that if the +B input is applied during power-on, the power supply voltage may reach a level such that the power-on reset does not function due to the power supplied from the +B signal.
  - Care must be taken not to leave +B input pins open.
  - Note that analog system input/output pins (LCD drive pins, comparator input pins, etc.) cannot accept +B signal inputs.
  - Sample recommended circuit :

- Input/output equivalent circuit



**WARNING:** Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.


## 2. Recommended Operating Conditions

(V<sub>SS</sub> = DV<sub>SS</sub> = AV<sub>SS</sub> = 0.0 V)

Parameter	Symbol	Value		Unit	Remarks
		Min	Max		
Power supply voltage	V <sub>CC</sub>	4.0	5.5	V	The low voltage detection reset operates when the power supply voltage reaches 4.2 V ± 0.2 V.
	AV <sub>CC</sub> DV <sub>CC</sub>	4.4	5.5	V	Maintain stop operation status The low voltage detection reset operates when the power supply voltage reaches 4.2 V ± 0.2 V.
Smoothing capacitor*	C <sub>S</sub>	0.1	1.0	μF	Use a ceramic capacitor or other capacitor of equivalent frequency characteristics. Use a capacitor with a capacitance greater than this capacitor as the bypass capacitor for the V <sub>CC</sub> pin.
Operating temperature	T <sub>A</sub>	- 40	+ 105	°C	

\* : Refer to the following diagram for details on the connection of the smoothing capacitor C<sub>S</sub>.

- C pin connection diagram



**WARNING:** The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.

# MB90920 Series

## (3) Power-on reset

( $V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$ ,  $V_{SS} = 0.0 \text{ V}$ ,  $T_A = -40 \text{ }^\circ\text{C to } +105 \text{ }^\circ\text{C}$ )

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max		
Power supply rise time	$t_R$	VCC	—	0.05	30	ms	
Power off time	$t_{OFF}$			1	—	ms	Waiting time until power-on



Note : Extreme variations in power supply voltage may trigger a power-on reset. When the power supply voltage is changed during operation, it is recommended that increases in the voltage smoothed out as shown in the following diagram. The PLL clock of the device should not be in use when varying the voltage. However, the PLL clock may continue to be used if the rate of the voltage drop is 1 V/s or less.



## (4) UART0/1/2/3 (LIN/SCI)

- Bit setting: ESCR0/1/2/3:SCES=0, ECCR0/1/2/3:SCDE=0

( $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0.0 \text{ V}$ ,  $T_A = -40 \text{ }^{\circ}\text{C}$  to  $+105 \text{ }^{\circ}\text{C}$ )

Parameter	Symbol	Pin name	Conditions	Value		Unit	
				Min	Max		
Serial clock cycle time	$t_{SCYC}$	SCK0 to SCK3	Internal shift clock mode output pin $C_L = 80 \text{ pF} + 1 \text{ TTL}$	5 $t_{CP}$	—	ns	
SCK $\downarrow$ $\rightarrow$ SOT delay time	$t_{SLOVI}$	SCK0 to SCK3, SOT0 to SOT3		- 50	+ 50	ns	
Valid SIN $\rightarrow$ SCK $\uparrow$	$t_{IVSHI}$	SCK0 to SCK3, SIN0 to SIN3		$t_{CP} + 80$	—	ns	
SCK $\uparrow$ $\rightarrow$ valid SIN hold time	$t_{SHIXI}$			0	—	ns	
Serial clock "L" pulse width	$t_{SLSH}$	SCK0 to SCK3	External shift clock mode output pin $C_L = 80 \text{ pF} + 1 \text{ TTL}$	$3 t_{CP} - t_R$	—	ns	
Serial clock "H" pulse width	$t_{SHSL}$			$t_{CP} + 10$	—	ns	
SCK $\downarrow$ $\rightarrow$ SOT delay time	$t_{SLOVE}$	SCK0 to SCK3, SOT0 to SOT3		—	$2 t_{CP} + 60$	ns	
Valid SIN $\rightarrow$ SCK $\uparrow$	$t_{IVSHE}$	SCK0 to SCK3, SIN0 to SIN3		30	—	ns	
SCK $\uparrow$ $\rightarrow$ valid SIN hold time	$t_{SHIXE}$			$t_{CP} + 30$	—	ns	
SCK $\downarrow$ time	$t_F$	SCK0 to SCK3		—	10	ns	
SCK $\uparrow$ time	$t_R$			—	10	ns	

Notes : • Depending on the machine clock frequency to be used, the maximum baud rate may be limited by some parameters. These parameters are shown in "MB90920 series hardware manual".  
•  $C_L$  is the load capacitance connected to the pin during testing.  
•  $t_{CP}$  is the internal operating clock cycle time. Refer to "(1) Clock timing".

- Bit setting: ESCR0/1/2/3:SCES=1, ECCR0/1/2/3:SCDE=0

( $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0.0 \text{ V}$ ,  $T_A = -40 \text{ }^\circ\text{C}$  to  $+105 \text{ }^\circ\text{C}$ )

Parameter	Symbol	Pin name	Conditions	Value		Unit	
				Min	Max		
Serial clock cycle time	$t_{SCYC}$	SCK0 to SCK3	Internal shift clock mode output pin $C_L = 80 \text{ pF} + 1 \text{ TTL}$	5 $t_{CP}$	—	ns	
SCK $\uparrow \rightarrow$ SOT delay time	$t_{SHOVI}$	SCK0 to SCK3, SOT0 to SOT3		- 50	+ 50	ns	
Valid SIN $\rightarrow$ SCK $\downarrow$	$t_{IVSLI}$	SCK0 to SCK3, SIN0 to SIN3		$t_{CP} + 80$	—	ns	
SCK $\downarrow \rightarrow$ valid SIN hold time	$t_{SLIXI}$	SIN0 to SIN3		0	—	ns	
Serial clock "H" pulse width	$t_{SHSL}$	SCK0 to SCK3	External shift clock mode output pin $C_L = 80 \text{ pF} + 1 \text{ TTL}$	$3 t_{CP} - t_R$	—	ns	
Serial clock "L" pulse width	$t_{SLSH}$			$t_{CP} + 10$	—	ns	
SCK $\uparrow \rightarrow$ SOT delay time	$t_{SHOVE}$	SCK0 to SCK3, SOT0 to SOT3		—	$2 t_{CP} + 60$	ns	
Valid SIN $\rightarrow$ SCK $\downarrow$	$t_{IVSLE}$	SCK0 to SCK3, SIN0 to SIN3		30	—	ns	
SCK $\downarrow \rightarrow$ valid SIN hold time	$t_{SLIXE}$	SIN0 to SIN3		$t_{CP} + 30$	—	ns	
SCK $\downarrow$ time	$t_F$	SCK0 to SCK3		—	10	ns	
SCK $\uparrow$ time	$t_R$			—	10	ns	

Notes :

- Depending on the machine clock frequency to be used, the maximum baud rate may be limited by some parameters. These parameters are shown in "MB90920 series hardware manual".
- $C_L$  is the load capacitance connected to the pin during testing.
- $t_{CP}$  is the internal operating clock cycle time. Refer to "(1) Clock timing".


# MB90920 Series

- Bit setting: ESCR0/1/2/3:SCES=1, ECCR0/1/2/3:SCDE=1

( $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0.0 \text{ V}$ ,  $T_A = -40 \text{ }^{\circ}\text{C}$  to  $+105 \text{ }^{\circ}\text{C}$ )

Parameter	Symbol	Pin name	Conditions	Value		Unit
				Min	Max	
Serial clock cycle time	t <sub>SCYC</sub>	SCK0 to SCK3	Internal shift clock mode output pin $C_L = 80 \text{ pF} + 1 \text{ TTL}$	5 t <sub>CP</sub>	—	ns
SCK ↓ → SOT delay time	t <sub>SLOVI</sub>	SCK0 to SCK3, SOT0 to SOT3		– 50	+ 50	ns
Valid SIN → SCK ↓	t <sub>IVSHI</sub>	SCK0 to SCK3, SIN0 to SIN3		t <sub>CP</sub> + 80	—	ns
SCK ↑ → valid SIN hold time	t <sub>SHIXI</sub>	SIN0 to SIN3		0	—	ns
SOT → SCK ↑ delay time	t <sub>SOVHI</sub>	SCK0 to SCK3, SOT0 to SOT3		3 t <sub>CP</sub> – 70	—	ns

Notes : • Depending on the machine clock frequency to be used, the maximum baud rate may be limited by some parameters. These parameters are shown in "MB90920 series hardware manual".  
•  $C_L$  is the load capacitance connected to the pin during testing.  
• t<sub>CP</sub> is the internal operating clock cycle time. Refer to "(1) Clock timing".



# MB90920 Series


## (6) Trigger input timing

( $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0.0 \text{ V}$ ,  $T_A = -40 \text{ }^{\circ}\text{C}$  to  $+105 \text{ }^{\circ}\text{C}$ )

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max		
Input pulse width	$t_{TRGH}$ , $t_{TRGL}$	INT0 to INT7	—	200	—	ns	During normal operation
		ADTG	—	$t_{CP} + 200$	—	ns	

Note :  $t_{CP}$  is the internal operating clock cycle time. Refer to “(1) Clock timing”.


- Trigger input timing




# MB90920 Series

- The relationship between the external impedance and minimum sampling time
- At  $4.5 \text{ V} \leq \text{AVcc} \leq 5.5 \text{ V}$

(External impedance = 0 kΩ to 100 kΩ)




(External impedance = 0 kΩ to 20 kΩ)




- At  $4.0 \text{ V} \leq \text{AVcc} \leq 4.5 \text{ V}$

(External impedance = 0 kΩ to 100 kΩ)



(External impedance = 0 kΩ to 20 kΩ)




- About errors

As  $|\text{AVRH} - \text{AVss}|$  becomes smaller, the relative errors grow larger.

## (2) Definition of terms

- Resolution : Analog changes that are identifiable by the A/D converter.
- Non-Linear error : The deviation of the straight line connecting the zero transition point ("00 0000 0000"  $\longleftrightarrow$  "00 0000 0001") with the full-scale transition point ("11 1111 1110"  $\longleftrightarrow$  "11 1111 1111") from actual conversion characteristics.
- Differential linear error : The deviation from the ideal value of the input voltage needed to change the output code by 1 LSB.
- Total error : The total error is the difference between the actual value and the theoretical value, and includes zero-transition error/full-scale transition error and linear error.



$$\text{Total error for digital output } N = \frac{V_{NT} - \{1 \text{ LSB} \times (N - 1) + 0.5 \text{ LSB}\}}{1 \text{ LSB}} \text{ [LSB]}$$

$$1 \text{ LSB (Ideal)} = \frac{\text{AVRH} - \text{AV}_{ss}}{1024} \text{ [V]}$$

N : A/D converter digital output value

$$V_{OT} \text{ (Ideal)} = \text{AV}_{ss} + 0.5 \text{ LSB} \text{ [V]}$$

$$V_{FST} \text{ (Ideal)} = \text{AVRH} - 1.5 \text{ LSB} \text{ [V]}$$

V<sub>NT</sub> : Voltage when the digital output changes from (N - 1) to N

(Continued)