



Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Obsolete
Core Processor	F <sup>2</sup> MC-16LX
Core Size	16-Bit
Speed	32MHz
Connectivity	CANbus, LINbus, UART/USART
Peripherals	LCD, LVD, POR, PWM, WDT
Number of I/O	93
Program Memory Size	256KB (256K x 8)
Program Memory Type	Mask ROM
EEPROM Size	-
RAM Size	10K x 8
Voltage - Supply (Vcc/Vdd)	4V ~ 5.5V
Data Converters	A/D 8x8/10b
Oscillator Type	External
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	120-LQFP
Supplier Device Package	120-LQFP (16x16)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/infineon-technologies/mb90922ncspmc-gs-128e1">https://www.e-xfl.com/product-detail/infineon-technologies/mb90922ncspmc-gs-128e1</a>


# MB90920 Series

(Continued)

- 16-bit reload timer (4 channels)
  - 16-bit reload timer operation (select toggle output or one-shot output)
  - Selectable event count function
- Real time watch timer (main clock)
  - Operates directly from oscillator clock.
  - Interrupt can be generated by second/minute/hour/date counter overflow.
- PPG timer (6 channels)
  - Output pins (3 channels), external trigger input pin (1 channel)
  - Operation clock frequencies :  $f_{CP}$ ,  $f_{CP}/2^2$ ,  $f_{CP}/2^4$ ,  $f_{CP}/2^6$
- Delay interrupt
  - Generates interrupt for task switching.
  - Interrupts to CPU can be generated/cleared by software setting.
- External interrupts (8 channels)
  - 8-channel independent operation
  - Interrupt source setting available : "L" to "H" edge/ "H" to "L" edge/ "L" level/ "H" level.
- 8/10-bit A/D converter (8 channels)
  - Conversion time : 3  $\mu$ s (at  $f_{CP} = 32$  MHz)
  - External trigger activation available (P50/INT0/ADTG)
  - Internal timer activation available (16-bit reload timer 1)
- UART(LIN/SCI) (4 channels)
  - Equipped with full duplex double buffer
  - Clock-asynchronous or clock-synchronous serial transfer is available
- CAN interface (4 channels : CAN0 and CAN2, and CAN1 and CAN3 share transmission and reception pins, and interrupt control registers).
  - Conforms to CAN specifications version 2.0 Part A and B.
  - Automatic resend in case of error.
  - Automatic transfer in response to remote frame.
  - 16 prioritized message buffers for data and ID
  - Multiple message support
  - Flexible configuration for receive filter : Full bit compare/full bit mask/two partial bit masks
  - Supports up to 1 Mbps
  - CAN wakeup function (RX connected to INT0 internally)
- LCD controller/driver (32 segment x 4 common)
  - Segment driver and command driver with direct LCD panel (display) drive capability
- Reset on detection of low voltage/program loop
  - Automatic reset when low voltage is detected
  - Program looping detection function
- Stepping motor controller (4 channels)
  - High current output for each channel  $\times$  4
  - Synchronized 8/10-bit PWM for each channel  $\times$  2
- Sound generator (2 channels)
  - 8-bit PWM signal mixed with tone frequency from 8-bit reload counter.
  - PWM frequencies : 125 kHz, 62.5 kHz, 31.2 kHz, 15.6 kHz (at  $f_{CP} = 32$  MHz)
  - Tone frequencies : PWM frequency /2/ , divided by (reload frequency +1)
- Input/output ports
  - General-purpose input/output port (CMOS output) 93 ports
- Function for port input level selection
  - Automotive/CMOS-Schmitt
- Flash memory security function
  - Protects the contents of Flash memory (Flash memory product only)

# MB90920 Series

## ■ PIN ASSIGNMENT



# MB90920 Series

Pin no.	Pin name	I/O circuit type*1	Function
70	P73	L	General-purpose output-only port
	PWM2M0		Stepping motor controller ch.0 output pin
71	P74	L	General-purpose output-only port
	PWM1P1		Stepping motor controller ch.1 output pin
72	P75	L	General-purpose output-only port
	PWM1M1		Stepping motor controller ch.1 output pin
73	P76	L	General-purpose output-only port
	PWM2P1		Stepping motor controller ch.1 output pin
74	P77	L	General-purpose output-only port
	PWM2M1		Stepping motor controller ch.1 output pin
77	P80	L	General-purpose output-only port
	PWM1P2		Stepping motor controller ch.2 output pin
78	P81	L	General-purpose output-only port
	PWM1M2		Stepping motor controller ch.2 output pin
79	P82	L	General-purpose output-only port
	PWM2P2		Stepping motor controller ch.2 output pin
80	P83	L	General-purpose output-only port
	PWM2M2		Stepping motor controller ch.2 output pin
81	P84	L	General-purpose output-only port
	PWM1P3		Stepping motor controller ch.3 output pin
82	P85	L	General-purpose output-only port
	PWM1M3		Stepping motor controller ch.3 output pin
83	P86	L	General-purpose output-only port
	PWM2P3		Stepping motor controller ch.3 output pin
84	P87	L	General-purpose output-only port
	PWM2M3		Stepping motor controller ch.3 output pin
22	P90	F	General-purpose I/O port
	SEG22		LCD controller/driver segment output pin
23	P91	F	General-purpose I/O port
	SEG23		LCD controller/driver segment output pin
31	P94	G	General-purpose I/O port
	V0		LCD controller/driver reference power supply pin
32	P95	G	General-purpose I/O port
	V1		LCD controller/driver reference power supply pin




(Continued)

# MB90920 Series

Pin no.	Pin name	I/O circuit type*1	Function
33	P96	G	General-purpose I/O port
	V2		LCD controller/driver reference power supply pin
34	V3	—	LCD controller/driver reference power supply pin
48	PC0	J	General-purpose I/O port
	SIN0		UART ch.0 serial data input pin
	INT4		INT4 external interrupt input pin
49	PC1	I	General-purpose I/O port
	SOT0		UART ch.0 serial data output pin
	INT5		INT5 external interrupt input pin
	IN3		Input capture ch.3 trigger input pin
50	PC2	I	General-purpose I/O port
	SCK0		UART ch.0 serial clock I/O pin
	INT6		INT6 external interrupt input pin
	IN2		Input capture ch.2 trigger input pin
51	PC3	J	General-purpose I/O port
	SIN1		UART ch.1 serial data input pin
	INT7		INT7 external interrupt input pin
52	PC4	I	General-purpose I/O port
	SOT1		UART ch.1 serial data output pin
53	PC5	I	General-purpose I/O port
	SCK1		UART ch.1 serial clock I/O pin
	TRG		16-bit PPG ch.0 to ch.5 external trigger input pin
54	PC6	I	General-purpose I/O port
	PPG0		16-bit PPG ch.0 output pin
	TOT1		16-bit reload timer ch.1 TOT output pin
	IN7		Input capture ch.7 trigger input pin
55	PC7	I	General-purpose I/O port
	PPG1		16-bit PPG ch.1 output pin
	TIN1		16-bit reload timer ch.1 TIN input pin
	IN6		Input capture ch.6 trigger input pin
24	PD0	J	General-purpose I/O port
	SIN2		UART ch.2 serial data input pin
25	PD1	I	General-purpose I/O port
	SOT2		UART ch.2 serial data output pin

(Continued)

# MB90920 Series

Type	Circuit	Remarks
E		<p>Input-only pin (with pull-down resistance)</p> <ul style="list-style-type: none"> <li>Attached pull-down resistance: approx. 50 kΩ</li> <li>CMOS hysteresis input (<math>V_{IH}/V_{IL} = 0.8 \text{ Vcc}/0.2 \text{ Vcc}</math>)</li> </ul> <p>Note: The MD2 pin of the evaluation products uses this circuit type.</p>
F		<p>LCD output common general-purpose port</p> <ul style="list-style-type: none"> <li>CMOS output (<math>I_{OH}/I_{OL} = \pm 4 \text{ mA}</math>)</li> <li>Hysteresis input (<math>V_{IH}/V_{IL} = 0.8 \text{ Vcc}/0.2 \text{ Vcc}</math>)</li> <li>Automotive input (<math>V_{IH}/V_{IL} = 0.8 \text{ Vcc}/0.5 \text{ Vcc}</math>)</li> </ul>
G		<p>LCDC reference power supply common general-purpose port</p> <ul style="list-style-type: none"> <li>CMOS output (<math>I_{OH}/I_{OL} = \pm 4 \text{ mA}</math>)</li> <li>CMOS hysteresis input (<math>V_{IH}/V_{IL} = 0.8 \text{ Vcc}/0.2 \text{ Vcc}</math>)</li> <li>Automotive input (<math>V_{IH}/V_{IL} = 0.8 \text{ Vcc}/0.5 \text{ Vcc}</math>)</li> </ul>

(Continued)

- **Handling the power supply for high-current output buffer pins (DV<sub>cc</sub>, DV<sub>ss</sub>)**

- **Flash memory products and MASK ROM products (MB90F922NC/F922NCS/922NCS/F923NC/F923NCS/F924NC/F924NCS)**

In the Flash memory products and MASK ROM products, the power supply for the high-current output buffer pins (DV<sub>cc</sub>, DV<sub>ss</sub>) is isolated from the digital power supply (V<sub>cc</sub>). Therefore, DV<sub>cc</sub> can therefore be set to a higher voltage than V<sub>cc</sub>. If the power supply for the high-current output buffer pins (DV<sub>cc</sub>, DV<sub>ss</sub>) is supplied before the digital power supply (V<sub>cc</sub>), however, care needs to be taken because it is possible that the port 7 or port 8 stepping motor outputs may momentarily output an "H" or "L" level. In order to prevent this, connect the digital power supply (V<sub>cc</sub>) prior to connecting the power supply for the high-current output buffer pins. Even when the high-current output buffer pins are used as general-purpose ports, power should be supplied to the power supply pins for the high-current output buffer pins (DV<sub>cc</sub>, DV<sub>ss</sub>).

- **Evaluation product (MB90V920-101/MB90V920-102)**

In the evaluation products, the power supply for the high-current output buffer pins (DV<sub>cc</sub>, DV<sub>ss</sub>) is not isolated from the digital power supply (V<sub>cc</sub>). Therefore, DV<sub>cc</sub> must therefore be set to a lower voltage than V<sub>cc</sub>. The power supply for the high-current output buffer pins (DV<sub>cc</sub>, DV<sub>ss</sub>) must always be applied after the digital power supply (V<sub>cc</sub>) has been connected, and disconnected before the digital power supply (V<sub>cc</sub>) is disconnected (the power supply for the high-current output buffer pins may also be connected and disconnected simultaneously with the digital power supply).

Even when the high-current output buffer pins are used as general-purpose ports, power should be supplied to the power supply pins for the high-current output buffer pins (DV<sub>cc</sub>, DV<sub>ss</sub>).

- **Pull-up/pull-down resistors**

MB90920 series does not support internal pull-up/pull-down resistors. Use external components as necessary.

- **Precautions when not using a sub clock signal**

If the X0A and X1A pins are not connected to an oscillator, apply a pull-down resistance to the X0A pin and leave the X1A pin open.

- **Notes on operating when the external clock is stopped**

The MB90920 series is not guaranteed to operate correctly using the internal oscillator circuit when there is no external oscillator or the external clock input is stopped.

- **Flash memory security function**

A security bit is located within the Flash memory region. The security function is activated by writing the protection code 01<sub>H</sub> to the security bit.

Do not write the value 01<sub>H</sub> to this address if you are not using the security function.

Please refer to following table for the address of the security bit.

	<b>Flash memory size</b>	<b>Address for security bit</b>
MB90F922NC MB90F922NCS	Built-in 2 Mbits Flash Memory	F00001 <sub>H</sub>
MB90F923NCS	Built-in 3 Mbits Flash Memory	F80001 <sub>H</sub>
MB90F924NCS	Built-in 4 Mbits Flash Memory	F80001 <sub>H</sub>

# MB90920 Series

Address	Register name	Symbol	Read/write	Resource name	Initial value
000083 <sub>H</sub>			(Disabled)		
000084 <sub>H</sub>	PWM control register 2	PWC2	R/W	Stepping motor controller 2	000000X0 <sub>B</sub>
000085 <sub>H</sub>			(Disabled)		
000086 <sub>H</sub>	PWM control register 3	PWC3	R/W	Stepping motor controller 3	000000X0 <sub>B</sub>
000087 <sub>H</sub>			(Disabled)		
000088 <sub>H</sub>	LCD output control register 3	LOCR3	R/W	LCDC	XXXXX111 <sub>B</sub>
000089 <sub>H</sub>			(Disabled)		
00008A <sub>H</sub>	A/D setting register 0	ADSR0	R/W	A/D converter	00000000 <sub>B</sub>
00008B <sub>H</sub>	A/D setting register 1	ADSR1	R/W		00000000 <sub>B</sub>
00008C <sub>H</sub>	Port input level select 0	PIL0	R/W	Port input level select	00000000 <sub>B</sub>
00008D <sub>H</sub>	Port input level select 1	PIL1	R/W		XXXX0000 <sub>B</sub>
00008E <sub>H</sub>	Port input level select 2	PIL2	R/W		XXXX0000 <sub>B</sub>
00008F <sub>H</sub> to 00009D <sub>H</sub>			(Disabled)		
00009E <sub>H</sub>	Program address detection control register	PACSR	R/W	Address match detection	XXXX0X0X <sub>B</sub>
00009F <sub>H</sub>	Delayed Interrupt/Release Register	DIRR	R/W	Delay interrupt	XXXXXXXX0 <sub>B</sub>
0000A0 <sub>H</sub>	Power saving mode control register	LPMCR	R/W	Power saving control circuit	00011000 <sub>B</sub>
0000A1 <sub>H</sub>	Clock select register	CKSCR	R/W, R		11111100 <sub>B</sub>
0000A2 <sub>H</sub> to 0000A7 <sub>H</sub>			(Disabled)		
0000A8 <sub>H</sub>	Watchdog timer control register	WDTC	R, W	Watchdog timer	XXXXX111 <sub>B</sub>
0000A9 <sub>H</sub>	Time-base timer control register	TBTC	R/W, W	Time-base timer	1XX00100 <sub>B</sub>
0000AA <sub>H</sub>	Watch timer control register	WTC	R/W, W, R	Watch timer (sub clock)	10001000 <sub>B</sub>
0000AB <sub>H</sub> to 0000AD <sub>H</sub>			(Disabled)		
0000AE <sub>H</sub>	Flash memory control status register	FMCS	R/W	Flash interface	000X0000 <sub>B</sub>
0000AF <sub>H</sub>			(Disabled)		

(Continued)

# MB90920 Series

Address	Register name	Symbol	Read/write	Resource name	Initial value
003700 <sub>H</sub> to 0037FF <sub>H</sub>	Area reserved for CAN Controller 2. Refer to "CAN CONTROLLERS"				
003800 <sub>H</sub> to 0038FF <sub>H</sub>	Area reserved for CAN Controller 3. Refer to "CAN CONTROLLERS"				
003900 <sub>H</sub> to 00391F <sub>H</sub>	(Disabled)				
003920 <sub>H</sub>	PPG0 down counter register	PDCR0	R	16-bit PPG0	11111111 <sub>B</sub>
003921 <sub>H</sub>					11111111 <sub>B</sub>
003922 <sub>H</sub>					11111111 <sub>B</sub>
003923 <sub>H</sub>					11111111 <sub>B</sub>
003924 <sub>H</sub>		PCSR0	W	16-bit PPG0	00000000 <sub>B</sub>
003925 <sub>H</sub>					00000000 <sub>B</sub>
003926 <sub>H</sub>	PPG0 output division setting register	PDDUT0	W		11111100 <sub>B</sub>
003927 <sub>H</sub>	(Disabled)				
003928 <sub>H</sub>	PPG1 down counter register	PDCR1	16-bit PPG1	11111111 <sub>B</sub>	
003929 <sub>H</sub>				11111111 <sub>B</sub>	
00392A <sub>H</sub>		PCSR1		11111111 <sub>B</sub>	
00392B <sub>H</sub>				11111111 <sub>B</sub>	
00392C <sub>H</sub>				00000000 <sub>B</sub>	
00392D <sub>H</sub>	PPG1 duty setting register	PDDUT1		W	00000000 <sub>B</sub>
00392E <sub>H</sub>	PPG1 output division setting register	PDDDIV1		R/W, R	11111100 <sub>B</sub>
00392F <sub>H</sub>	(Disabled)				
003930 <sub>H</sub>	PPG2 down counter register	PDCR2	16-bit PPG2	11111111 <sub>B</sub>	
003931 <sub>H</sub>				11111111 <sub>B</sub>	
003932 <sub>H</sub>		PCSR2		11111111 <sub>B</sub>	
003933 <sub>H</sub>				11111111 <sub>B</sub>	
003934 <sub>H</sub>				00000000 <sub>B</sub>	
003935 <sub>H</sub>	PPG2 duty setting register	PDDUT2		W	00000000 <sub>B</sub>
003936 <sub>H</sub>	PPG2 output division setting register	PDDDIV2		R/W, R	11111100 <sub>B</sub>
003937 <sub>H</sub> to 00393F <sub>H</sub>	(Disabled)				
003940 <sub>H</sub>	Input capture register 4	IPCP4	R	Input capture 4/5	XXXXXXXXX <sub>B</sub>
003941 <sub>H</sub>					XXXXXXXXX <sub>B</sub>
003942 <sub>H</sub>		IPCP5	R		XXXXXXXXX <sub>B</sub>
003943 <sub>H</sub>	Input capture register 5				XXXXXXXXX <sub>B</sub>

(Continued)

## ■ CAN CONTROLLERS

The CAN controller has the following features :

- Conforms to CAN Specification Version 2.0 Part A and B
  - Supports transmission/reception in standard frame and extended frame formats
- Supports transmission of data frames by receiving remote frames
- 16 transmission/reception message buffers
  - 29-bit ID and 8-byte data
  - Multi-level message buffer configuration
- Provides full-bit comparison, full-bit mask, acceptance register 0/acceptance register 1 for each message buffer as ID acceptance mask
  - 2 acceptance mask registers in either standard frame format or extended frame formats
- Bit rate programmable from 10 kbps to 2 Mbps (when input clock is at 16 MHz)

**List of Control Registers(1)**

Address				Register	Abbreviation	Access	Initial Value
CAN0	CAN1	CAN2	CAN3				
003C00H	003D00H	003E00H	003F00H	Control status register	CSR	R/W, R	00---000B 0---0-1B
003C01H	003D01H	003E01H	003F01H				
003C02H	003D02H	003E02H	003F02H	Last event indicator register	LEIR	R/W	-----B 000-0000B
003C03H	003D03H	003E03H	003F03H				
003C04H	003D04H	003E04H	003F04H	RX/TX error counter	RTEC	R	00000000B 00000000B
003C05H	003D05H	003E05H	003F05H				
003C06H	003D06H	003E06H	003F06H	Bit timing register	BTR	R/W	-1111111B 11111111B
003C07H	003D07H	003E07H	003F07H				

# MB90920 Series

List of Control Registers(2)

Address				Register	Abbreviation	Access	Initial Value
CAN0	CAN1	CAN2	CAN3				
000040H	000070H	0039C0H	0039D0H	Message buffer valid register	BVALR	R/W	00000000B 00000000B
000041H	000071H	0039C1H	0039D1H				
000042H	000072H	0039C2H	0039D2H	Transmit request register	TREQR	R/W	00000000B 00000000B
000043H	000073H	0039C3H	0039D3H				
000044H	000074H	0039C4H	0039D4H	Transmit cancel register	TCANR	W	00000000B 00000000B
000045H	000075H	0039C5H	0039D5H				
000046H	000076H	0039C6H	0039D6H	Transmit complete register	TCR	R/W	00000000B 00000000B
000047H	000077H	0039C7H	0039D7H				
000048H	000078H	0039C8H	0039D8H	Receive complete register	RCR	R/W	00000000B 00000000B
000049H	000079H	0039C9H	0039D9H				
00004AH	00007AH	0039CAH	0039DAH	Remote request receive register	RRTRR	R/W	00000000B 00000000B
00004BH	00007BH	0039CBH	0039DBH				
00004CH	00007CH	0039CCH	0039DCH	Receive overrun register	ROVRR	R/W	00000000B 00000000B
00004DH	00007DH	0039CDH	0039DDH				
00004EH	00007EH	0039CEH	0039DEH	Receive interrupt enable register	RIER	R/W	00000000B 00000000B
00004FH	00007FH	0039CFH	0039DFH				
003C08H	003D08H	003E08H	003F08H	IDE register	IDER	R/W	XXXXXXXXX <sub>B</sub>
003C09H	003D09H	003E09H	003F09H				XXXXXXXXX <sub>B</sub>
003C0AH	003D0AH	003E0AH	003F0AH	Transmit RTR register	TRTRR	R/W	00000000B
003C0BH	003D0BH	003E0BH	003F0BH				00000000B
003C0CH	003D0CH	003E0CH	003F0CH	Remote frame receive wait register	RFWTR	R/W	XXXXXXXXX <sub>B</sub>
003C0DH	003D0DH	003E0DH	003F0DH				XXXXXXXXX <sub>B</sub>
003C0EH	003D0EH	003E0EH	003F0EH	Transmit interrupt enable register	TIER	R/W	00000000B 00000000B
003C0FH	003D0FH	003E0FH	003F0FH				
003C10H	003D10H	003E10H	003F10H	Acceptance mask select register	AMSR	R/W	XXXXXXXXX <sub>B</sub>
003C11H	003D11H	003E11H	003F11H				XXXXXXXXX <sub>B</sub>
003C12H	003D12H	003E12H	003F12H				XXXXXXXXX <sub>B</sub>
003C13H	003D13H	003E13H	003F13H				XXXXXXXXX <sub>B</sub>
003C14H	003D14H	003E14H	003F14H	Acceptance mask register 0	AMR0	R/W	XXXXXXXXX <sub>B</sub>
003C15H	003D15H	003E15H	003F15H				XXXXXXXX--- <sub>B</sub>
003C16H	003D16H	003E16H	003F16H				XXXXXXXXXXX <sub>B</sub>
003C17H	003D17H	003E17H	003F17H				
003C18H	003D18H	003E18H	003F18H	Acceptance mask register 1	AMR1	R/W	XXXXXXXXX <sub>B</sub>
003C19H	003D19H	003E19H	003F19H				XXXXXXXXX <sub>B</sub>
003C1AH	003D1AH	003E1AH	003F1AH				XXXXXX--- <sub>B</sub>
003C1BH	003D1BH	003E1BH	003F1BH				XXXXXXXXX <sub>B</sub>

# MB90920 Series

List of Message Buffers (DLC Registers)

Address				Register	Abbreviation	Access	Initial Value
CAN0	CAN1	CAN2	CAN3				
003A60 <sub>H</sub>	003B60 <sub>H</sub>	003760 <sub>H</sub>	003860 <sub>H</sub>	DLC register 0	DLCR0	R/W	----XXXX <sub>B</sub>
003A61 <sub>H</sub>	003B61 <sub>H</sub>	003761 <sub>H</sub>	003861 <sub>H</sub>				
003A62 <sub>H</sub>	003B62 <sub>H</sub>	003762 <sub>H</sub>	003862 <sub>H</sub>	DLC register 1	DLCR1	R/W	----XXXX <sub>B</sub>
003A63 <sub>H</sub>	003B63 <sub>H</sub>	003763 <sub>H</sub>	003863 <sub>H</sub>				
003A64 <sub>H</sub>	003B64 <sub>H</sub>	003764 <sub>H</sub>	003864 <sub>H</sub>	DLC register 2	DLCR2	R/W	----XXXX <sub>B</sub>
003A65 <sub>H</sub>	003B65 <sub>H</sub>	003765 <sub>H</sub>	003865 <sub>H</sub>				
003A66 <sub>H</sub>	003B66 <sub>H</sub>	003766 <sub>H</sub>	003866 <sub>H</sub>	DLC register 3	DLCR3	R/W	----XXXX <sub>B</sub>
003A67 <sub>H</sub>	003B67 <sub>H</sub>	003767 <sub>H</sub>	003867 <sub>H</sub>				
003A68 <sub>H</sub>	003B68 <sub>H</sub>	003768 <sub>H</sub>	003868 <sub>H</sub>	DLC register 4	DLCR4	R/W	----XXXX <sub>B</sub>
003A69 <sub>H</sub>	003B69 <sub>H</sub>	003769 <sub>H</sub>	003869 <sub>H</sub>				
003A6A <sub>H</sub>	003B6A <sub>H</sub>	00376A <sub>H</sub>	00386A <sub>H</sub>	DLC register 5	DLCR5	R/W	----XXXX <sub>B</sub>
003A6B <sub>H</sub>	003B6B <sub>H</sub>	00376B <sub>H</sub>	00386B <sub>H</sub>				
003A6C <sub>H</sub>	003B6C <sub>H</sub>	00376C <sub>H</sub>	00386C <sub>H</sub>	DLC register 6	DLCR6	R/W	----XXXX <sub>B</sub>
003A6D <sub>H</sub>	003B6D <sub>H</sub>	00376D <sub>H</sub>	00386D <sub>H</sub>				
003A6E <sub>H</sub>	003B6E <sub>H</sub>	00376E <sub>H</sub>	00386E <sub>H</sub>	DLC register 7	DLCR7	R/W	----XXXX <sub>B</sub>
003A6F <sub>H</sub>	003B6F <sub>H</sub>	00376F <sub>H</sub>	00386F <sub>H</sub>				
003A70 <sub>H</sub>	003B70 <sub>H</sub>	003770 <sub>H</sub>	003870 <sub>H</sub>	DLC register 8	DLCR8	R/W	----XXXX <sub>B</sub>
003A71 <sub>H</sub>	003B71 <sub>H</sub>	003771 <sub>H</sub>	003871 <sub>H</sub>				
003A72 <sub>H</sub>	003B72 <sub>H</sub>	003772 <sub>H</sub>	003872 <sub>H</sub>	DLC register 9	DLCR9	R/W	----XXXX <sub>B</sub>
003A73 <sub>H</sub>	003B73 <sub>H</sub>	003773 <sub>H</sub>	003873 <sub>H</sub>				
003A74 <sub>H</sub>	003B74 <sub>H</sub>	003774 <sub>H</sub>	003874 <sub>H</sub>	DLC register 10	DLCR10	R/W	----XXXX <sub>B</sub>
003A75 <sub>H</sub>	003B75 <sub>H</sub>	003775 <sub>H</sub>	003875 <sub>H</sub>				
003A76 <sub>H</sub>	003B76 <sub>H</sub>	003776 <sub>H</sub>	003876 <sub>H</sub>	DLC register 11	DLCR11	R/W	----XXXX <sub>B</sub>
003A77 <sub>H</sub>	003B77 <sub>H</sub>	003777 <sub>H</sub>	003877 <sub>H</sub>				
003A78 <sub>H</sub>	003B78 <sub>H</sub>	003778 <sub>H</sub>	003878 <sub>H</sub>	DLC register 12	DLCR12	R/W	----XXXX <sub>B</sub>
003A79 <sub>H</sub>	003B79 <sub>H</sub>	003779 <sub>H</sub>	003879 <sub>H</sub>				
003A7A <sub>H</sub>	003B7A <sub>H</sub>	00377A <sub>H</sub>	00387A <sub>H</sub>	DLC register 13	DLCR13	R/W	----XXXX <sub>B</sub>
003A7B <sub>H</sub>	003B7B <sub>H</sub>	00377B <sub>H</sub>	00387B <sub>H</sub>				
003A7C <sub>H</sub>	003B7C <sub>H</sub>	00377C <sub>H</sub>	00387C <sub>H</sub>	DLC register 14	DLCR14	R/W	----XXXX <sub>B</sub>
003A7D <sub>H</sub>	003B7D <sub>H</sub>	00377D <sub>H</sub>	00387D <sub>H</sub>				
003A7E <sub>H</sub>	003B7E <sub>H</sub>	00377E <sub>H</sub>	00387E <sub>H</sub>	DLC register 15	DLCR15	R/W	----XXXX <sub>B</sub>
003A7F <sub>H</sub>	003B7F <sub>H</sub>	00377F <sub>H</sub>	00387F <sub>H</sub>				

# MB90920 Series

(Continued)

Interrupt source	EI <sup>2</sup> OS corresponding	Interrupt vector			Interrupt control register		Priority *2
		Number		Address	ICR	Address	
UART 1 RX	◎	#37	25 <sub>H</sub>	FFFF68 <sub>H</sub>	ICR13	0000BD <sub>H</sub> *1	High
UART 1 TX	△	#38	26 <sub>H</sub>	FFFF64 <sub>H</sub>			
UART 0 RX	◎	#39	27 <sub>H</sub>	FFFF60 <sub>H</sub>	ICR14	0000BE <sub>H</sub> *1	Low
UART 0 TX	△	#40	28 <sub>H</sub>	FFFF5C <sub>H</sub>			
Flash memory status	×	#41	29 <sub>H</sub>	FFFF58 <sub>H</sub>	ICR15	0000BF <sub>H</sub> *1	Low
Delay interrupt generator module	×	#42	2A <sub>H</sub>	FFFF54 <sub>H</sub>			

◎ : Usable, and has expanded intelligent I/O services (EI<sup>2</sup>OS) stop function

○ : Usable

△ : Usable when interrupt sources sharing ICR are not in use

× : Unusable

\*1 : • Peripheral functions that share the ICR register have the same interrupt level.

- If the expanded intelligent I/O service (EI<sup>2</sup>OS) is used with peripheral functions that share the ICR register, only one of the peripheral functions that share the register can be used.
- When the expanded intelligent I/O service (EI<sup>2</sup>OS) is specified for one of the peripheral functions that shares the ICR register, interrupts cannot be used from the other peripheral functions that share the register.

\*2 : Priority applies when interrupts of the same level are generated.

## ■ ELECTRICAL CHARACTERISTICS

### 1. Absolute Maximum Ratings

Parameter	Symbol	Rating		Unit	Remarks
		Min	Max		
Power supply voltage <sup>*1</sup>	V <sub>CC</sub>	V <sub>SS</sub> – 0.3	V <sub>SS</sub> + 6.0	V	
	AV <sub>CC</sub>	V <sub>SS</sub> – 0.3	V <sub>SS</sub> + 6.0	V	AV <sub>CC</sub> = V <sub>CC</sub> <sup>*2</sup>
	AVRH	V <sub>SS</sub> – 0.3	V <sub>SS</sub> + 6.0	V	AV <sub>CC</sub> ≥ AVRH <sup>*2</sup>
	DV <sub>CC</sub>	V <sub>SS</sub> – 0.3	V <sub>SS</sub> + 6.0	V	DV <sub>CC</sub> = V <sub>CC</sub> <sup>*2</sup>
Input voltage <sup>*1</sup>	V <sub>I</sub>	V <sub>SS</sub> – 0.3	V <sub>CC</sub> + 0.3	V	<sup>*3</sup>
Output voltage <sup>*1</sup>	V <sub>O</sub>	V <sub>SS</sub> – 0.3	V <sub>CC</sub> + 0.3	V	
Maximum clamp current	I <sub>CLAMP</sub>	– 4	+ 4	mA	<sup>*7</sup>
Total maximum clamp current	Σ  I <sub>CLAMP</sub>	—	40	mA	<sup>*7</sup>
“L” level maximum output current <sup>*4</sup>	I <sub>OL1</sub>	—	15	mA	Except P70 to P77 and P80 to P87
	I <sub>OL2</sub>	—	40	mA	P70 to P77 and P80 to P87
“L” level average output current <sup>*5</sup>	I <sub>OLAV1</sub>	—	4	mA	Except P70 to P77 and P80 to P87
	I <sub>OLAV2</sub>	—	30	mA	P70 to P77 and P80 to P87
“L” level maximum total output current	ΣI <sub>OL1</sub>	—	100	mA	Except P70 to P77 and P80 to P87
	ΣI <sub>OL2</sub>	—	330	mA	P70 to P77 and P80 to P87
“L” level average total output current	ΣI <sub>OLAV1</sub>	—	50	mA	Except P70 to P77 and P80 to P87
	ΣI <sub>OLAV2</sub>	—	250	mA	P70 to P77 and P80 to P87
“H” level maximum output current	I <sub>OH1</sub> <sup>*4</sup>	—	–15	mA	Except P70 to P77 and P80 to P87
	I <sub>OH2</sub> <sup>*4</sup>	—	–40	mA	P70 to P77 and P80 to P87
“H” level average output current	I <sub>OHAV1</sub> <sup>*5</sup>	—	–4	mA	Except P70 to P77 and P80 to P87
	I <sub>OHAV2</sub> <sup>*5</sup>	—	–30	mA	P70 to P77 and P80 to P87
“H” level maximum total output current	ΣI <sub>OH1</sub>	—	–100	mA	Except P70 to P77 and P80 to P87
	ΣI <sub>OH2</sub>	—	–330	mA	P70 to P77 and P80 to P87
“H” level average total output current	ΣI <sub>OHAV1</sub> <sup>*6</sup>	—	–50	mA	Except P70 to P77 and P80 to P87
	ΣI <sub>OHAV2</sub> <sup>*6</sup>	—	–250	mA	P70 to P77 and P80 to P87
Power consumption	P <sub>D</sub>	—	625	mW	
Operating temperature	T <sub>A</sub>	– 40	+ 105	°C	
Storage temperature	T <sub>STG</sub>	– 55	+ 150	°C	

\*1 : The parameter is based on V<sub>SS</sub> = AV<sub>SS</sub> = DV<sub>SS</sub> = 0.0 V.

\*2 : AV<sub>CC</sub>, AVRH must not exceed V<sub>CC</sub>, and AVRH must not exceed AV<sub>CC</sub>.

When using an evaluation product, DV<sub>CC</sub> must not exceed V<sub>CC</sub> (however, DV<sub>CC</sub> can be set to a higher voltage than V<sub>CC</sub> when using a Flash memory product).

\*3 : If the input current or the maximum input current is limited using external components, I<sub>CLAMP</sub> is the applicable rating instead of V<sub>I</sub>.

\*4 : Maximum output current is defined as the peak value of current through any one of the corresponding pins.

(Continued)


## 2. Recommended Operating Conditions

(V<sub>SS</sub> = DV<sub>SS</sub> = AV<sub>SS</sub> = 0.0 V)

Parameter	Symbol	Value		Unit	Remarks
		Min	Max		
Power supply voltage	V <sub>CC</sub>	4.0	5.5	V	The low voltage detection reset operates when the power supply voltage reaches 4.2 V ± 0.2 V.
	AV <sub>CC</sub> DV <sub>CC</sub>	4.4	5.5	V	Maintain stop operation status The low voltage detection reset operates when the power supply voltage reaches 4.2 V ± 0.2 V.
Smoothing capacitor*	C <sub>S</sub>	0.1	1.0	μF	Use a ceramic capacitor or other capacitor of equivalent frequency characteristics. Use a capacitor with a capacitance greater than this capacitor as the bypass capacitor for the V <sub>CC</sub> pin.
Operating temperature	T <sub>A</sub>	- 40	+ 105	°C	

\* : Refer to the following diagram for details on the connection of the smoothing capacitor C<sub>S</sub>.

- C pin connection diagram



**WARNING:** The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.

## 4. AC Characteristics


## (1) Clock timing

(V<sub>CC</sub> = 5.0 V ±10%, V<sub>SS</sub> = DV<sub>SS</sub> = AV<sub>SS</sub> = 0.0 V, T<sub>A</sub> = -40 °C to +105 °C)


Parameter	Symbol	Pin name	Condi-tions	Value			Unit	Remarks
				Min	Typ	Max		
Clock frequency	F <sub>C</sub>	X0, X1	—	3	—	16	MHz	1/2 (PLL stopped) When using the oscillator circuit
				3	—	32	MHz	1/2 (PLL stopped) When using an external clock
				4	—	32	MHz	PLL multiplied by 1
				3	—	16	MHz	PLL multiplied by 2
				3	—	10.7	MHz	PLL multiplied by 3
				3	—	8	MHz	PLL multiplied by 4
				3	—	5.33	MHz	PLL multiplied by 6
				3	—	4	MHz	PLL multiplied by 8
	F <sub>LC</sub>	X0A, X1A		—	32.768	—	kHz	
Clock cycle time	t <sub>CYCL</sub>	X0, X1		62.5	—	333	ns	When using an oscillator
	t <sub>LCYCL</sub>	X0A, X1A		31.25	—	333	ns	External clock input
	P <sub>WH</sub> , P <sub>WL</sub>	X0		—	30.5	—	μs	
	P <sub>WLH</sub> , P <sub>WLL</sub>	X0A		5	—	—	ns	Use duty ratio of 50% ± 3% as a guideline
Input clock rise and fall time	t <sub>cr</sub> , t <sub>cf</sub>	X0	—	—	15.2	—	μs	
Internal operating clock frequency	F <sub>CP</sub>	—		—	—	5	ns	When using an external clock signal
Internal operating clock cycle time	F <sub>LCP</sub>	—		1.5	—	32	MHz	Using main clock (PLL clock)
	t <sub>CP</sub>	—		—	8.192	—	kHz	Using sub clock
	t <sub>LCP</sub>	—		31.25	—	666	ns	Using main clock (PLL clock)
				—	122.1	—	μs	Using sub clock

# MB90920 Series

- X0, X1 clock timing




- X0A, X1A clock timing



# MB90920 Series

(Continued)



\*1 : When the PLL multiplier is  $\times 1$ ,  $\times 2$ ,  $\times 3$  or  $\times 4$  and the internal clock is  $20 \text{ MHz} < f_{\text{CP}} \leq 32 \text{ MHz}$ , set DIV2 bit = “1”\*4, CS2 bit = “1” in the PSCCR register.

[Example] When using a base oscillator frequency of 24 MHz at PLL  $\times 1$  :

CKSCR register : CS1 bit = “0”, CS0 bit = “0”

PSCCR register : DIV2 bit = “1”\*4, CS2 bit = “1”

[Example] When using a base oscillator frequency of 6 MHz at PLL  $\times 3$  :

CKSCR register : CS1 bit = “1”, CS0 bit = “0”

PSCCR register : DIV2 bit = “1”\*4, CS2 bit = “1”

\*2 : When the PLL multiplier is  $\times 2$  or  $\times 4$  and the internal clock is  $20 \text{ MHz} < f_{\text{CP}} \leq 32 \text{ MHz}$ , the following settings are also supported.

PLL  $\times 2$  : CKSCR register : CS1 bit = “0”, CS0 bit = “0”

PSCCR register : DIV2 bit = “0”\*4, CS2 bit = “0”

PLL  $\times 4$  : CKSCR register : CS1 bit = “0”, CS0 bit = “1”

PSCCR register : DIV2 bit = “0”\*4, CS2 bit = “0”

\*3 : When the PLL multiplier is set to  $\times 6$  or  $\times 8$  set “DIV2 bit = “0”\*4 CS2 bit = “1” and “PLL2 bit = 1” in the PSCCR register.

[Example] When using a base oscillator frequency of 4 MHz at PLL  $\times 6$  :

CKSCR register : CS1 bit = “1”, CS0 bit = “0”

PLLOS register : DIV2 bit = “0”\*4, CS2 bit = “1”

[Example] When using a base oscillator frequency of 3 MHz at PLL  $\times 8$  :

CKSCR register : CS1 bit = “1”, CS0 bit = “1”

PLLOS register : DIV2 bit = “0”\*4, CS2 bit = “1”

\*4 : The DIV2 bit is assigned to bit 9 of the PSCCR register and the CS2 bit is assigned to bit 8 of the PSCCR register. Both bits have a default value of “0”.

## (4) UART0/1/2/3 (LIN/SCI)

- Bit setting: ESCR0/1/2/3:SCES=0, ECCR0/1/2/3:SCDE=0

( $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0.0 \text{ V}$ ,  $T_A = -40 \text{ }^{\circ}\text{C}$  to  $+105 \text{ }^{\circ}\text{C}$ )


Parameter	Symbol	Pin name	Conditions	Value		Unit	
				Min	Max		
Serial clock cycle time	$t_{SCYC}$	SCK0 to SCK3	Internal shift clock mode output pin $C_L = 80 \text{ pF} + 1 \text{ TTL}$	5 $t_{CP}$	—	ns	
SCK $\downarrow$ $\rightarrow$ SOT delay time	$t_{SLOVI}$	SCK0 to SCK3, SOT0 to SOT3		- 50	+ 50	ns	
Valid SIN $\rightarrow$ SCK $\uparrow$	$t_{IVSHI}$	SCK0 to SCK3, SIN0 to SIN3		$t_{CP} + 80$	—	ns	
SCK $\uparrow$ $\rightarrow$ valid SIN hold time	$t_{SHIXI}$			0	—	ns	
Serial clock "L" pulse width	$t_{SLSH}$	SCK0 to SCK3	External shift clock mode output pin $C_L = 80 \text{ pF} + 1 \text{ TTL}$	$3 t_{CP} - t_R$	—	ns	
Serial clock "H" pulse width	$t_{SHSL}$			$t_{CP} + 10$	—	ns	
SCK $\downarrow$ $\rightarrow$ SOT delay time	$t_{SLOVE}$	SCK0 to SCK3, SOT0 to SOT3		—	$2 t_{CP} + 60$	ns	
Valid SIN $\rightarrow$ SCK $\uparrow$	$t_{IVSHE}$	SCK0 to SCK3, SIN0 to SIN3		30	—	ns	
SCK $\uparrow$ $\rightarrow$ valid SIN hold time	$t_{SHIXE}$			$t_{CP} + 30$	—	ns	
SCK $\downarrow$ time	$t_F$	SCK0 to SCK3		—	10	ns	
SCK $\uparrow$ time	$t_R$			—	10	ns	

Notes : • Depending on the machine clock frequency to be used, the maximum baud rate may be limited by some parameters. These parameters are shown in "MB90920 series hardware manual".  
•  $C_L$  is the load capacitance connected to the pin during testing.  
•  $t_{CP}$  is the internal operating clock cycle time. Refer to "(1) Clock timing".


# MB90920 Series

- The relationship between the external impedance and minimum sampling time
- At  $4.5 \text{ V} \leq \text{AVcc} \leq 5.5 \text{ V}$

(External impedance = 0 kΩ to 100 kΩ)




(External impedance = 0 kΩ to 20 kΩ)




- At  $4.0 \text{ V} \leq \text{AVcc} \leq 4.5 \text{ V}$

(External impedance = 0 kΩ to 100 kΩ)



(External impedance = 0 kΩ to 20 kΩ)



- About errors

As  $|\text{AVRH} - \text{AVss}|$  becomes smaller, the relative errors grow larger.

# MB90920 Series

## ■ MAJOR CHANGES IN THIS EDITION

Page	Section	Change Results
12	■ I/O CIRCUIT TYPE	Corrected the circuit type B.
20	■ HANDLING DEVICES	Added the following items; <ul style="list-style-type: none"><li>• Serial communication</li><li>• Characteristic difference between flash device and MASK ROM device</li></ul>
31	■ I/O MAP	Corrected "Address: 003970H". Clock supervisor control register → (Disabled)
46	■ ELECTRICAL CHARACTERISTICS 3. DC Characteristics	Added the item for "LCD output impedance".
68	■ ORDERING INFORMATION	Corrected the part numbers; MB90V920-101 → MB90V920-101CR MB90V920-102 → MB90V920-102CR

The vertical lines marked in the left side of the page show the changes.