



Welcome to [E-XFL.COM](https://www.e-xfl.com)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Obsolete
Core Processor	F ² MC-16LX
Core Size	16-Bit
Speed	32MHz
Connectivity	CANbus, LINbus, UART/USART
Peripherals	LCD, LVD, POR, PWM, WDT
Number of I/O	93
Program Memory Size	256KB (256K x 8)
Program Memory Type	Mask ROM
EEPROM Size	-
RAM Size	10K x 8
Voltage - Supply (Vcc/Vdd)	4V ~ 5.5V
Data Converters	A/D 8x8/10b
Oscillator Type	External
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	120-LQFP
Supplier Device Package	120-LQFP (16x16)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb90922ncspmc-gs-129e1


MB90920 Series

■ PRODUCT LINEUP

Part number Parameter	MB90 F922NC	MB90 F922NCS	MB90 F923NC	MB90 F923NCS	MB90 F924NC	MB90 F924NCS	MB90 922NCS	MB90 V920-101	MB90 V920-102
Type	Flash memory product						MASK ROM product	Evaluation product	
CPU	F ² MC-16LX CPU								
System clock	PLL clock multiplier circuit (× 1, × 2, × 3, × 4, × 8, 1/2 when PLL stopped) Minimum instruction execution time 31.25 ns (with 4 MHz oscillation clock × 8)								
Sub clock pins (X0A, X1A)	Yes	No	Yes	No	Yes	No	No	No	Yes
ROM	Flash memory 256 Kbytes		Flash memory 384 Kbytes		Flash memory 512 Kbytes		256 K bytes	External	
RAM	10 Kbytes		16 Kbytes		24 Kbytes		10 K bytes	30 Kbytes	
I/O port	91 ports	93 ports	91 ports	93 ports	91 ports	93 ports	93 ports	93 ports	91 ports
LCD controller	32 segment × 4 common								
LIN-UART	UART (LIN/SCI) 4 channels								
CAN interface	4 channels								
16-bit input capture	8 channels								
16-bit reload timer	4 channels								
16-bit free-run timer	1 channel								
Real time watch timer	1 channel								
16-bit PPG timer	6 channels								
External interrupt	8 channels								
8/10-bit A/D converter	8 channels								
Low-voltage/ CPU operating detection reset	Yes						No		
Stepping motor controller	4 channels								
Sound generator	2 channels								
Flash memory security	Yes						—		
Operating voltage	4.0 V to 5.5 V						4.5 V to 5.5 V		
Package	LQFP-120						PGA-299		

MB90920 Series

PIN ASSIGNMENT



MB90920 Series

Pin no.	Pin name	I/O circuit type*1	Function
104	P13	I	General-purpose I/O port
	PPG5		16-bit PPG ch.5 output pin
109	P14	I	General-purpose I/O port
	TIN2		16-bit reload timer ch.2 TIN input pin
	IN1		Input capture ch.1 trigger input pin
110	P15	I	General-purpose I/O port
	IN0		Input capture ch.0 trigger input pin
111	COM0	P	LCD controller/driver common output pin
112	COM1	P	LCD controller/driver common output pin
113	COM2	P	LCD controller/driver common output pin
114	COM3	P	LCD controller/driver common output pin
115	P22	F	General-purpose I/O port
	SEG00		LCD controller/driver segment output pin
116	P23	F	General-purpose I/O port
	SEG01		LCD controller/driver segment output pin
117	P24	F	General-purpose I/O port
	SEG02		LCD controller/driver segment output pin
118	P25	F	General-purpose I/O port
	SEG03		LCD controller/driver segment output pin
119	P26	F	General-purpose I/O port
	SEG04		LCD controller/driver segment output pin
120	P27	F	General-purpose I/O port
	SEG05		LCD controller/driver segment output pin
1	P30	F	General-purpose I/O port
	SEG06		LCD controller/driver segment output pin
2	P31	F	General-purpose I/O port
	SEG07		LCD controller/driver segment output pin
3	P32	F	General-purpose I/O port
	SEG08		LCD controller/driver segment output pin
4	P33	F	General-purpose I/O port
	SEG09		LCD controller/driver segment output pin
5	P34	F	General-purpose I/O port
	SEG10		LCD controller/driver segment output pin
6	P35	F	General-purpose I/O port
	SEG11		LCD controller/driver segment output pin




(Continued)

MB90920 Series




Pin no.	Pin name	I/O circuit type*1	Function
61	P54	I	General-purpose I/O port
	TX0		CAN interface 0 TX output pin
	TX2		CAN interface 2 TX output pin
	SGA1		Sound generator ch.1 SGA output pin
63	P55	I	General-purpose I/O port
	RX0		CAN interface 0 RX input pin
	RX2		CAN interface 2 RX input pin
	INT2		INT2 external interrupt input pin
91	P56	I	General-purpose I/O port
	SGO0		Sound generator ch.0 SGO output pin
	FRCK		Free-run timer clock input pin
92	P57	I	General-purpose I/O port
	SGA0		Sound generator ch.0 SGA output pin
39	P60	H	General-purpose I/O port
	AN0		A/D converter input pin
40	P61	H	General-purpose I/O port
	AN1		A/D converter input pin
41	P62	H	General-purpose I/O port
	AN2		A/D converter input pin
42	P63	H	General-purpose I/O port
	AN3		A/D converter input pin
43	P64	H	General-purpose I/O port
	AN4		A/D converter input pin
44	P65	H	General-purpose I/O port
	AN5		A/D converter input pin
45	P66	H	General-purpose I/O port
	AN6		A/D converter input pin
46	P67	H	General-purpose I/O port
	AN7		A/D converter input pin
67	P70	L	General-purpose output-only port
	PWM1P0		Stepping motor controller ch.0 output pin
68	P71	L	General-purpose output-only port
	PWM1M0		Stepping motor controller ch.0 output pin
69	P72	L	General-purpose output-only port
	PWM2P0		Stepping motor controller ch.0 output pin

(Continued)

MB90920 Series

Type	Circuit	Remarks
H		A/D converter input common general-purpose port • CMOS output ($I_{OH}/I_{OL} = \pm 4 \text{ mA}$) • CMOS hysteresis input ($V_{IH}/V_{IL} = 0.8 V_{CC}/0.2 V_{CC}$) • Automotive input ($V_{IH}/V_{IL} = 0.8 V_{CC}/0.5 V_{CC}$)
I		General-purpose port • CMOS output ($I_{OH}/I_{OL} = \pm 4 \text{ mA}$) • CMOS hysteresis input ($V_{IH}/V_{IL} = 0.8 V_{CC}/0.2 V_{CC}$) • Automotive input ($V_{IH}/V_{IL} = 0.8 V_{CC}/0.5 V_{CC}$)
J		General-purpose port (serial input) • CMOS output ($I_{OH}/I_{OL} = \pm 4 \text{ mA}$) • CMOS hysteresis input ($V_{IH}/V_{IL} = 0.8 V_{CC}/0.2 V_{CC}$) • CMOS input (SIN) ($V_{IH}/V_{IL} = 0.7 V_{CC}/0.3 V_{CC}$) • Automotive input ($V_{IH}/V_{IL} = 0.8 V_{CC}/0.5 V_{CC}$)




(Continued)

Type	Circuit	Remarks
K		A/D converter input common general-purpose port (serial input) • CMOS output ($I_{OH}/I_{OL} = \pm 4 \text{ mA}$) • CMOS hysteresis input ($V_{IH}/V_{IL} = 0.8 V_{CC}/0.2 V_{CC}$) • CMOS input (SIN) ($V_{IH}/V_{IL} = 0.7 V_{CC}/0.3 V_{CC}$) • Automotive input ($V_{IH}/V_{IL} = 0.8 V_{CC}/0.5 V_{CC}$)
L		High current output port (SMC pin) CMOS output ($I_{OH}/I_{OL} = \pm 30 \text{ mA}$)
M		LCDC output common general-purpose port (serial input) • CMOS output ($I_{OH}/I_{OL} = \pm 4 \text{ mA}$) • CMOS hysteresis input ($V_{IH}/V_{IL} = 0.8 V_{CC}/0.2 V_{CC}$) • CMOS input (SIN) ($V_{IH}/V_{IL} = 0.7 V_{CC}/0.3 V_{CC}$) • Automotive input ($V_{IH}/V_{IL} = 0.8 V_{CC}/0.5 V_{CC}$)

(Continued)


MB90920 Series

(Continued)

Type	Circuit	Remarks
N	Evaluation product  Flash memory product 	N-ch open-drain pin $I_{OL} = 4 \text{ mA}$
O		Input-only pin Automotive input ($V_{IH}/V_{IL} = 0.8 V_{CC}/0.5 V_{CC}$)
P		LCDC output pin (COM pin)

MB90920 Series

■ MEMORY MAP



Parts No.	ROM (Flash) capacitance	RAM capacitance	Address #1	Address #2	Address #3
MB90F922NC/F922NCS/922NCS	256 Kbytes	10 Kbytes	FC0000 _H	004000 _H	002900 _H
MB90F923NC/F923NCS	384 Kbytes	16 Kbytes	FA0000 _H	004A00 _H	003700 _H
MB90F924NC/F924NCS	512 Kbytes	24 Kbytes	F80000 _H	006A00 _H	003700 _H

* : Evaluation products do not contain internal ROM. Treat this address as the ROM decode area used by the tools.

Note: To select models without the ROM mirror function, refer to the “ROM Mirror Function Selection Module” in Hardware Manual. The image of the ROM data in the FF bank appears at the top of the 00 bank, in order to enable efficient use of small C compiler models. The lower 16-bits of the FF bank addresses are allocated to the same addresses as the lower 16-bits of the 00 bank, making it possible to reference tables in ROM without declaring the “far” modifier with the pointers. For example, when an access is made to the address 00C000_H, the actual address to be accessed is FFC000_H in ROM. Because the size of the FF bank ROM area exceeds 32 Kbytes, it is not possible to view the entire region in the 00 bank image. Therefore because the ROM data from FF8000_H to FFFFFFF_H appears in the image from 008000_H to 00FFFF_H, it is recommended that ROM data tables be stored in the area from FF8000_H to FFFFFFF_H.

Address	Register name	Symbol	Read/write	Resource name	Initial value
000054 _H	Lower timer control status register 1	TMCSR1L	R/W	16-bit reload timer 1	00000000 _B
000055 _H	Higher timer control status register 1	TMCSR1H	R/W		XXX10000 _B
000056 _H	Timer register 1/reload register 1	TMR1/ TMRLR1	R/W		XXXXXXXX _B
000057 _H					XXXXXXXX _B
000058 _H	LCD output control register 1	LOCR1	R/W	LCDC	11111111 _B
000059 _H	LCD output control register 2	LOCR2	R/W		00000000 _B
00005A _H	Lower sound control register 0	SGCRL0	R/W	Sound generator 0	00000000 _B
00005B _H	Higher sound control register 0	SGCRH0	R/W		0XXXX100 _B
00005C _H	Frequency data register 0	SGFR0	R/W		XXXXXXXX _B
00005D _H	Amplitude data register 0	SGAR0	R/W		00000000 _B
00005E _H	Decrement grade register 0	SGDR0	R/W		XXXXXXXX _B
00005F _H	Tone count register 0	SGTR0	R/W		XXXXXXXX _B
000060 _H	Input capture register 0	IPCP0	R	Input capture 0/1	XXXXXXXX _B
000061 _H					XXXXXXXX _B
000062 _H	Input capture register 1	IPCP1	R		XXXXXXXX _B
000063 _H					XXXXXXXX _B
000064 _H	Input capture register 2	IPCP2	R	Input capture 2/3	XXXXXXXX _B
000065 _H					XXXXXXXX _B
000066 _H	Input capture register 3	IPCP3	R		XXXXXXXX _B
000067 _H					XXXXXXXX _B
000068 _H	Input capture control status 0/1	ICS01	R/W	Input capture 0/1	00000000 _B
000069 _H	Input capture edge register 0/1	ICE01	R/W		XXX0X0XX _B
00006A _H	Input capture control status 2/3	ICS23	R/W	Input capture 2/3	00000000 _B
00006B _H	Input capture edge register 2/3	ICE23	R/W		XXXXXXXX _B
00006C _H	Lower LCD control register	LCRL	R/W	LCD controller/ driver	00010000 _B
00006D _H	Higher LCD control register	LCRH	R/W		00000000 _B
00006E _H	Low voltage/CPU operation detection reset control register	LVRC	R/W	Low voltage/CPU operation detection reset	00111000 _B
00006F _H	ROM mirror	ROMM	W	ROM mirror	XXXXXXXX1 _B
000070 _H to 00007F _H	Area reserved for CAN Controller 1. Refer to “■ CAN CONTROLLERS”				
000080 _H	PWM control register 0	PWC0	R/W	Stepping motor controller 0	000000X0 _B
000081 _H	(Disabled)				
000082 _H	PWM control register 1	PWC1	R/W	Stepping motor controller 1	000000X0 _B

(Continued)

Address	Register name	Symbol	Read/write	Resource name	Initial value
003700 _H to 0037FF _H	Area reserved for CAN Controller 2. Refer to “■ CAN CONTROLLERS”				
003800 _H to 0038FF _H	Area reserved for CAN Controller 3. Refer to “■ CAN CONTROLLERS”				
003900 _H to 00391F _H	(Disabled)				
003920 _H	PPG0 down counter register	PDCR0	R	16-bit PPG0	11111111 _B
003921 _H					11111111 _B
003922 _H	PPG0 cycle setting register	PCSR0	W		11111111 _B
003923 _H					11111111 _B
003924 _H	PPG0 duty setting register	PDUT0	W	16-bit PPG0	00000000 _B
003925 _H					00000000 _B
003926 _H	PPG0 output division setting register	PPGDIV0	R/W, R		11111100 _B
003927 _H	(Disabled)				
003928 _H	PPG1 down counter register	PDCR1	R	16-bit PPG1	11111111 _B
003929 _H					11111111 _B
00392A _H	PPG1 cycle setting register	PCSR1	W		11111111 _B
00392B _H					11111111 _B
00392C _H	PPG1 duty setting register	PDUT1	W		00000000 _B
00392D _H					00000000 _B
00392E _H	PPG1output division setting register	PPGDIV1	R/W, R		11111100 _B
00392F _H	(Disabled)				
003930 _H	PPG2 down counter register	PDCR2	R	16-bit PPG2	11111111 _B
003931 _H					11111111 _B
003932 _H	PPG2 cycle setting register	PCSR2	W		11111111 _B
003933 _H					11111111 _B
003934 _H	PPG2 duty setting register	PDUT2	W		00000000 _B
003935 _H					00000000 _B
003936 _H	PPG2 output division setting register	PPGDIV2	R/W, R		11111100 _B
003937 _H to 00393F _H	(Disabled)				
003940 _H	Input capture register 4	IPCP4	R	Input capture 4/5	XXXXXXXX _B
003941 _H					XXXXXXXX _B
003942 _H	Input capture register 5	IPCP5	R		XXXXXXXX _B
003943 _H					XXXXXXXX _B

(Continued)

■ INTERRUPT SOURCES, INTERRUPT VECTORS, AND INTERRUPT CONTROL REGISTERS

Interrupt source	EI ² OS corresponding	Interrupt vector			Interrupt control register		Priority *2
		Number		Address	ICR	Address	
Reset	×	#08	08 _H	FFFFDC _H	—	—	High ↑ ↓ Low
INT9 instruction	×	#09	09 _H	FFFFD8 _H	—	—	
Exception processing	×	#10	0A _H	FFFFD4 _H	—	—	
CAN0 received/CAN2 received	×	#11	0B _H	FFFFD0 _H	ICR00	0000B0 _H *1	
CAN0 transmitted/node status/ CAN2 transmitted/node status	×	#12	0C _H	FFFFCC _H			
CAN1 received/CAN3 received	×	#13	0D _H	FFFFC8 _H	ICR01	0000B1 _H *1	
CAN1 transmitted/node status/ CAN3 transmitted/node status/SIO	×	#14	0E _H	FFFFC4 _H			
Input capture 0	△	#15	0F _H	FFFFC0 _H	ICR02	0000B2 _H *1	
DTP/ external interrupt - ch.0/ch.1 detected	△	#16	10 _H	FFFFBC _H			
Reload timer 0	△	#17	11 _H	FFFFB8 _H	ICR03	0000B3 _H *1	
Reload timer 2	△	#18	12 _H	FFFFB4 _H			
Input capture 1	△	#19	13 _H	FFFFB0 _H	ICR04	0000B4 _H *1	
DTP/ external interrupt - ch.2/ch.3 detected	△	#20	14 _H	FFFFAC _H			
Input capture 2	△	#21	15 _H	FFFFA8 _H	ICR05	0000B5 _H *1	
Reload timer 3	△	#22	16 _H	FFFFA4 _H			
Input capture 3/4/5/6/7	△	#23	17 _H	FFFFA0 _H	ICR06	0000B6 _H *1	
DTP/ external interrupt - ch.4/ ch.5 detected UART3 RX	△	#24	18 _H	FFFF9C _H			
PPG timer 0	△	#25	19 _H	FFFF98 _H	ICR07	0000B7 _H *1	
DTP/ external interrupt - ch.6/ ch.7 detected UART3 TX	△	#26	1A _H	FFFF94 _H			
PPG timer 1	△	#27	1B _H	FFFF90 _H	ICR08	0000B8 _H *1	
Reload timer 1	△	#28	1C _H	FFFF8C _H			
PPG timer 2/3/4/5	○	#29	1D _H	FFFF88 _H	ICR09	0000B9 _H *1	
Real time watch timer watch timer (sub clock)	×	#30	1E _H	FFFF84 _H			
Free-run timer overflow/clear	×	#31	1F _H	FFFF80 _H	ICR10	0000BA _H *1	
A/D converter conversion complete	○	#32	20 _H	FFFF7C _H			
Sound generator 0/1	×	#33	21 _H	FFFF78 _H	ICR11	0000BB _H *1	
Time-base timer	×	#34	22 _H	FFFF74 _H			
UART2 RX	○	#35	23 _H	FFFF70 _H	ICR12	0000BC _H *1	
UART2 TX	△	#36	24 _H	FFFF6C _H			

(Continued)

MB90920 Series

(Continued)

Interrupt source	EI ² OS corresponding	Interrupt vector			Interrupt control register		Priority *2
		Number		Address	ICR	Address	
UART 1 RX	◎	#37	25 _H	FFFF68 _H	ICR13	0000BD _H *1	High ↑
UART 1 TX	△	#38	26 _H	FFFF64 _H			
UART 0 RX	◎	#39	27 _H	FFFF60 _H	ICR14	0000BE _H *1	↓ Low
UART 0 TX	△	#40	28 _H	FFFF5C _H			
Flash memory status	×	#41	29 _H	FFFF58 _H	ICR15	0000BF _H *1	
Delay interrupt generator module	×	#42	2A _H	FFFF54 _H			

◎ : Usable, and has expanded intelligent I/O services (EI²OS) stop function

○ : Usable

△ : Usable when interrupt sources sharing ICR are not in use

×

*1 : • Peripheral functions that share the ICR register have the same interrupt level.

• If the expanded intelligent I/O service (EI²OS) is used with peripheral functions that share the ICR register, only one of the peripheral functions that share the register can be used.

• When the expanded intelligent I/O service (EI²OS) is specified for one of the peripheral functions that shares the ICR register, interrupts cannot be used from the other peripheral functions that share the register.

*2 : Priority applies when interrupts of the same level are generated.

MB90920 Series


3. DC Characteristics

($V_{CC} = 5.0\text{ V} \pm 10\%$, $V_{SS} = DV_{SS} = AV_{SS} = 0.0\text{ V}$, $T_A = -40\text{ }^{\circ}\text{C}$ to $+105\text{ }^{\circ}\text{C}$)


Parameter	Symbol	Pin name	Conditions	Value			Unit	Remarks
				Min	Typ	Max		
“H” level input voltage	V_{IHA}	—	—	$0.8 V_{CC}$	—	—	V	Pin inputs if Automotive input levels are selected
	V_{IHS}	—	—	$0.8 V_{CC}$	—	—	V	Pin inputs if CMOS hysteresis input levels are selected
	V_{IHC}	—	—	$0.7 V_{CC}$	—	—	V	$\overline{RST}$ input pin (CMOS hysteresis)
“L” level input voltage	V_{ILA}	—	—	—	—	$0.5 V_{CC}$	V	Pin inputs if Automotive input levels are selected
	V_{ILS}	—	—	—	—	$0.2 V_{CC}$	V	Pin inputs if CMOS hysteresis input levels are selected
	V_{ILR}	—	—	—	—	$0.3 V_{CC}$	V	$\overline{RST}$ input pin (CMOS hysteresis)
Power supply current*	I_{CC}	V_{CC}	Maximum operating frequency $F_{CP} = 32\text{ MHz}$, normal operation	—	35	45	mA	
			Maximum operating frequency $F_{CP} = 32\text{ MHz}$, writing Flash memory	—	55	65	mA	
	I_{CCS}		Operating frequency $F_{CP} = 32\text{ MHz}$, sleep mode	—	13	20	mA	
	I_{CTS}		Operating frequency $F_{CP} = 2\text{ MHz}$, time-base timer mode	—	0.6	1.0	mA	
	I_{CTSPLL}		Operating frequency $F_{CP} = 32\text{ MHz}$, PLL timer mode, External frequency = 4 MHz	—	2.5	4	mA	
	I_{CCL}		Operating frequency $F_{CP} = 8\text{ kHz}$, $T_A = +25\text{ }^{\circ}\text{C}$, sub clock operation	—	120	270	μA	
	I_{CCLS}		Operating frequency $F_{CP} = 8\text{ kHz}$, $T_A = +25\text{ }^{\circ}\text{C}$, sub sleep operation	—	100	200	μA	
	I_{CCT}		Operating frequency $F_{CP} = 8\text{ kHz}$, $T_A = +25\text{ }^{\circ}\text{C}$, watch mode	—	90	180	μA	
	I_{CCH}		$T_A = +25\text{ }^{\circ}\text{C}$, stop mode	—	80	170	μA	

(Continued)

- X0, X1 clock timing




- X0A, X1A clock timing



• **Guaranteed PLL Operation Range**


Internal operating clock frequency vs. Power supply voltage



- Notes :
- For PLL 1 × only, use with $t_{CP} = 4$ MHz or greater.
 - Refer to “5. A/D Converter (1) Electrical Characteristics” for details on the A/D converter operating frequency.

(Continued)

(Continued)



*1 : When the PLL multiplier is $\times 1$, $\times 2$, $\times 3$ or $\times 4$ and the internal clock is $20 \text{ MHz} < f_{CP} \leq 32 \text{ MHz}$, set DIV2 bit = "1"*4, CS2 bit = "1" in the PSCCR register.

[Example] When using a base oscillator frequency of 24 MHz at PLL $\times 1$:

CKSCR register : CS1 bit = "0", CS0 bit = "0"

PSCCR register : DIV2 bit = "1"*4, CS2 bit = "1"

[Example] When using a base oscillator frequency of 6 MHz at PLL $\times 3$:

CKSCR register : CS1 bit = "1", CS0 bit = "0"

PSCCR register : DIV2 bit = "1"*4, CS2 bit = "1"

*2 : When the PLL multiplier is $\times 2$ or $\times 4$ and the internal clock is $20 \text{ MHz} < f_{CP} \leq 32 \text{ MHz}$, the following settings are also supported.

PLL $\times 2$: CKSCR register : CS1 bit = "0", CS0 bit = "0"

PSCCR register : DIV2 bit = "0"*4, CS2 bit = "0"

PLL $\times 4$: CKSCR register : CS1 bit = "0", CS0 bit = "1"

PSCCR register : DIV2 bit = "0"*4, CS2 bit = "0"

*3 : When the PLL multiplier is set to $\times 6$ or $\times 8$ set "DIV2 bit = "0"*4 CS2 bit = "1" and "PLL2 bit = 1" in the PSCCR register.

[Example] When using a base oscillator frequency of 4 MHz at PLL $\times 6$:

CKSCR register : CS1 bit = "1", CS0 bit = "0"

PLLOS register : DIV2 bit = "0"*4, CS2 bit = "1"

[Example] When using a base oscillator frequency of 3 MHz at PLL $\times 8$:

CKSCR register : CS1 bit = "1", CS0 bit = "1"

PLLOS register : DIV2 bit = "0"*4, CS2 bit = "1"

*4 : The DIV2 bit is assigned to bit 9 of the PSCCR register and the CS2 bit is assigned to bit 8 of the PSCCR register. Both bits have a default value of "0".


(6) Trigger input timing

($V_{CC} = 5.0\text{ V} \pm 10\%$, $V_{SS} = AV_{SS} = 0.0\text{ V}$, $T_A = -40\text{ }^{\circ}\text{C}$ to $+105\text{ }^{\circ}\text{C}$)

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max		
Input pulse width	t_{TRGH} , t_{TRGL}	INT0 to INT7	—	200	—	ns	During normal operation
		ADTG	—	$t_{CP} + 200$	—	ns	

Note : t_{CP} is the internal operating clock cycle time. Refer to “(1) Clock timing”.


- Trigger input timing



(7) Low voltage detection

($V_{SS} = AV_{SS} = 0.0\text{ V}$, $T_A = -40\text{ }^{\circ}\text{C}$ to $+105\text{ }^{\circ}\text{C}$)


Parameter	Symbol	Pin name	Conditions	Value			Unit	Remarks
				Min	Typ	Max		
Detection voltage	V_{DL}	VCC	—	4.0	4.2	4.4	V	Flash memory product, during voltage drop
				3.7	4.0	4.3	V	Evaluation product, during voltage drop
Hysteresis width	V_{HYS}	VCC	—	190	—	—	mV	Flash memory product, during voltage rise
				0.1	—	—	V	Evaluation product, during voltage rise
Power supply voltage change rate	dV/dt	VCC	—	-0.1	—	+0.1	V/ μs	Flash memory product, dV/dt at low voltage reset
				-0.004	—	+0.004	V/ μs	Flash memory product, dV/dt at standard value of low voltage detection/release voltage
				-0.1	—	+0.02	V/ μs	Evaluation product
Detection delay time	t_d	—	—	—	—	3.2	μs	Flash memory product, when $dV/dt \leq 0.004\text{ V}/\mu\text{s}$
				—	—	35	μs	Evaluation product



• Notes on the external impedance and sampling time of analog inputs

A/D converter with sample and hold circuit. If the external impedance is too high to keep sufficient sampling time, the analog voltage charged to the internal sample and hold capacitor is insufficient, adversely affecting A/D conversion precision. Therefore, to satisfy the A/D conversion precision standard, consider the relationship between the external impedance and minimum sampling time and either adjust the register value and operating frequency or decrease the external impedance so that the sampling time is longer than the minimum value. If the sampling time is still not sufficient, connect a capacitor of about 0.1 μF to the analog input pin.

• Analog input equivalent circuit



MB90F922NC/F922NCS/ F923NC/F923NCS/F924NC/F924NCS
MB90922NCS

	R	C
$4.5\text{ V} \leq \text{AV}_{\text{CC}} \leq 5.5\text{ V}$	2.6 k Ω (Max)	8.5 pF (Max)
$4.0\text{ V} \leq \text{AV}_{\text{CC}} \leq 4.5\text{ V}$	12.1 k Ω (Max)	8.5 pF (Max)

MB90V920-101/102

$4.5\text{ V} \leq \text{AV}_{\text{CC}} \leq 5.5\text{ V}$	2.0 k Ω (Max)	14.4 pF (Max)
$4.0\text{ V} \leq \text{AV}_{\text{CC}} \leq 4.5\text{ V}$	8.2 k Ω (Max)	14.4 pF (Max)

Note : The values are reference values.

MB90920 Series

■ ORDERING INFORMATION

Part number	Package	Remarks
MB90F922NCPMC MB90F922NCSPMC MB90922NCSPMC MB90F923NCPMC MB90F923NCSPMC MB90F924NCPMC MB90F924NCSPMC	120-pin plastic LQFP (FPT-120P-M21)	
MB90V920-101CR MB90V920-102CR	299-pin ceramic PGA (PGA-299C-A01)	For evaluation