



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	F ² MC-16LX
Core Size	16-Bit
Speed	32MHz
Connectivity	CANbus, LINbus, UART/USART
Peripherals	LCD, LVD, POR, PWM, WDT
Number of I/O	93
Program Memory Size	256KB (256K x 8)
Program Memory Type	Mask ROM
EEPROM Size	-
RAM Size	10K x 8
Voltage - Supply (Vcc/Vdd)	4V ~ 5.5V
Data Converters	A/D 8x8/10b
Oscillator Type	External
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	120-LQFP
Supplier Device Package	120-LQFP (16x16)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb90922ncspmc-gs-131e1

Pin no.	Pin name	I/O circuit type*1	Function
06	PD2		General-purpose I/O port
26	SCK2	- I	UART ch.2 serial clock I/O pin
07	PD3		General-purpose I/O port
27	SIN3	. J	UART ch.3 serial data input pin
00	PD4		General-purpose I/O port
28	SOT3	1	UART ch.3 serial data output pin
20	PD5		General-purpose I/O port
29	SCK3	1	UART ch.3 serial clock I/O pin
30	PD6		General-purpose I/O port
30	TOT2	1	16-bit reload timer ch.2 TOT output pin
56	PE0		General-purpose I/O port
56	TOT3	- 	16-bit reload timer ch.3 TOT output pin
F7	PE1		General-purpose I/O port
57	57 TIN3		16-bit reload timer ch.3 TIN input pin
64	PE2		General-purpose I/O port
04	SGO1	1	Sound generator ch.1 SGO output pin
62	RSTO	N	Internal reset signal output pin
65, 75, 85	DVCC	_	Power supply input pins dedicated for high current output buffer
66, 76, 86	DVSS	_	Power supply GND pins dedicated for high current output buffer
35	AVCC	_	A/D converter dedicated power supply input pin
38	AVSS	_	A/D converter dedicated power supply GND pin
36	AVRH	_	A/D converter Vref+ input pin. Vref- is fixed to AVSS.
89	MD0	D	Mode setting input pin. Connect to VCC pin.
88	MD1	D	Mode setting input pin. Connect to VCC pin.
87	MD2	D/E*2	Mode setting input pin. Connect to VSS pin.
17	С	_	External capacitor pin. Connect a 0.1 μF capacitor between this pin and the VSS pin.
15, 105	VCC	_	Power supply input pins
16, 47, 106	VSS		GND power supply pins

^{*1 :} For I/O circuit type, refer to "■ I/O CIRCUIT TYPES".

^{*2 :} The I/O circuit type is D for Flash memory products and E for evaluation products.

■ I/O CIRCUIT TYPE

Туре	Circuit	Remarks
A	Standby control signal	Oscillation circuit High-speed oscillation feedback resistance: approx. 1 MΩ (Flash memory product/MASK ROM product/Evaluation product)
В	Standby control signal	Oscillation circuit Low-speed oscillation feedback resistance : approx. 10 MΩ
С	Pull-up resistor CMOS hysteresis input	 Input-only pin (with pull-up resistance) Attached pull-up resistor: approx. 50 kΩ CMOS hysteresis input (VIH/VIL = 0.8 Vcc/0.2 Vcc)
D	CMOS hysteresis input	Input-only pin • CMOS hysteresis input (VIH/VIL = 0.8 Vcc/0.2 Vcc) Note: The MD2 pin of the Flash memory products uses this circuit type.

Туре	Circuit	Remarks
Е	CMOS hysteresis input	Input-only pin (with pull-down resistance) • Attached pull-down resistance: approx. 50 kΩ • CMOS hysteresis input (V _{IH} /V _{IL} = 0.8 Vcc/0.2 Vcc) Note: The MD2 pin of the evaluation
		products uses this circuit type.
F	P-ch Nout CMOS hysteresis input Standby control signal or LCD input enable signal Automotive input Standby control signal or LCD input enable signal	LCD output common general- purpose port CMOS output (IoH/IoL = ± 4 mA) Hysteresis input (VIH/VIL = 0.8 Vcc/0.2 Vcc) Automotive input (VIH/VIL = 0.8 Vcc/0.5 Vcc)
G	LCDC reference power supply input CMOS hysteresis input Standby control signal or LCD output switching signal Automotive input Standby control signal or LCD output switching signal	LCDC reference power supply common general-purpose port • CMOS output (IoH/IoL = ±4 mA) • CMOS hysteresis input (VIH/VIL = 0.8 Vcc/0.2 Vcc) • Automotive input (VIH/VIL = 0.8 Vcc/0.5 Vcc)

· Notes on operating in PLL clock mode

On this microcontroller, if in case the crystal oscillator breaks off or an external reference clock input stops while the PLL clock mode is selected, a self-oscillator circuit contained in the PLL may continue its operation at its self-running frequency. However, FUJITSU SEMICONDUCTOR will not guarantee results of operations if such failure occurs.

Crystal oscillator circuit


Noise around the X0/X1, or X0A/X1A pins may cause this device to operate abnormally. In the interest of stable operation it is strongly recommended that printed circuit artwork places ground bypass capacitors as close as possible to the X0/X1, X0A/X1A and crystal oscillator (or ceramic oscillator) and that oscillator lines do not cross the lines of other circuits.

Please ask each crystal maker to evaluate the oscillational characteristics of the crystal and this device.

· Power supply pins

Devices including multiple VCC or VSS pins are designed such that pins that need to be at the same potential are interconnected internally to prevent malfunctions such as latch-up. To reduce unnecessary radiation, prevent malfunctioning of the strobe signal due to the rise of ground level, and observe the standard for total output current, be sure to connect the VCC and VSS pins to the power supply and ground externally.

Always connect all of the VCC pins to the same potential and all of the VSS pins to ground as shown in the following diagram. The device will not operate correctly if multiple VCC or VSS pins are connected to different voltages, even if those voltages are within the guaranteed operating ranges.



In addition, care must be given to connecting the VCC and VSS pins of this device to the current supply source with as low impedance as possible. It is recommended that a 1.0 μ F bypass capacitor be connected between the VCC and VSS pins as close to the pins as possible.

Sequence for connecting the A/D converter power supply and analog inputs

The A/D converter power supply (AVcc, AVRH) and analog inputs (AN0 to AN7) must be applied after the digital power supply (Vcc) is switched on. When turning the power off, the A/D converter power supply and analog inputs must be disconnected before the digital power supply is switched off (Vcc). Ensure that AVRH does not exceed AVcc during either power-on or power-off. Even when pins which double as analog input pins are used as input ports, be sure that the input voltage does not exceed AVcc (turning on/off the analog and digital power supplies simultaneously is acceptable).

• Handling the power supply for high-current output buffer pins (DVcc, DVss)

Flash memory products and MASK ROM products (MB90F922NC/F922NCS/922NCS/F923NC/F923NCS/F924NC/F924NCS)

In the Flash memory products and MASK ROM products, the power supply for the high-current output buffer pins (DVcc, DVss) is isolated from the digital power supply (Vcc).

Therefore, DVcc can therefore be set to a higher voltage than Vcc. If the power supply for the high-current output buffer pins (DVcc, DVss) is supplied before the digital power supply (Vcc), however, care needs to be taken because it is possible that the port 7 or port 8 stepping motor outputs may momentarily output an "H" or "L" level. In order to prevent this, connect the digital power supply (Vcc) prior to connecting the power supply for the high-current output buffer pins. Even when the high-current output buffer pins are used as general-purpose ports, power should be supplied to the power supply pins for the high-current output buffer pins (DVcc, DVss).

Evaluation product (MB90V920-101/MB90V920-102)

In the evaluation products, the power supply for the high-current output buffer pins (DVcc, DVss) is not isolated from the digital power supply (Vcc). Therefore, DVcc must therefore be set to a lower voltage than Vcc. The power supply for the high-current output buffer pins (DVcc, DVss) must always be applied after the digital power supply (Vcc) has been connected, and disconnected before the digital power supply (Vcc) is disconnected (the power supply for the high-current output buffer pins may also be connected and disconnected simultaneously with the digital power supply).

Even when the high-current output buffer pins are used as general-purpose ports, power should be supplied to the power supply pins for the high-current output buffer pins (DVcc, DVss).

• Pull-up/pull-down resistors

MB90920 series does not support internal pull-up/pull-down resistors. Use external components as necessary.

Precautions when not using a sub clock signal

If the X0A and X1A pins are not connected to an oscillator, apply a pull-down resistance to the X0A pin and leave the X1A pin open.

· Notes on operating when the external clock is stopped

The MB90920 series is not guaranteed to operate correctly using the internal oscillator circuit when there is no external oscillator or the external clock input is stopped.

Flash memory security function


A security bit is located within the Flash memory region. The security function is activated by writing the protection code 01_H to the security bit.

Do not write the value 01H to this address if you are not using the security function.

Please refer to following table for the address of the security bit.

	Flash memory size	Address for security bit
MB90F922NC MB90F922NCS	Built-in 2 Mbits Flash Memory	FC0001н
MB90F923NCS	Built-in 3 Mbits Flash Memory	F80001 _H
MB90F924NCS	Built-in 4 Mbits Flash Memory	F80001 _H

■ BLOCK DIAGRAM



Address	Register name	Symbol	Read/write	Resource name	Initial value
000024н		00010	R/W		XXXXXXXXB
000025н	Compare clear register	CPCLR	R/W		XXXXXXXXB
000026н	Time and data was into a	16-bit	00000000в		
000027н	Timer data register	TCDT	R/W	free-run timer	00000000в
000028н	Lower timer control status register	TCCSL	R/W		00000000в
000029н	Higher timer control status register	TCCSH	R/W		01-00000в
00002Ан	Lower PPG0 control status register	PCNTL0	R/W	16 hit DDC0	00000000в
00002Вн	Higher PPG0 control status register	PCNTH0	R/W	16-bit PPG0	0000001в
00002Сн	Lower PPG1 control status register	PCNTL1	R/W	16 hit DDC1	00000000в
00002Dн	Higher PPG1 control status register	PCNTH1	R/W	16-bit PPG1	0000001в
00002Ен	Lower PPG2 control status register	PCNTL2	R/W	16 hit DDC0	0000000В
00002Fн	Higher PPG2 control status register	PCNTH2	R/W	16-bit PPG2	0000001в
000030н	External interrupt enable	ENIR	R/W		00000000в
000031н	External interrupt request	EIRR	R/W	External interrupt	00000000в
000032н	Lower external interrupt level	ELVRL	R/W	External interrupt	00000000в
000033н	Higher external interrupt level	ELVRH	R/W		00000000в
000034н	Serial mode register 0	SMR0	R/W, W		00000000в
000035н	Serial control register 0	SCR0	R/W, W		0000000В
000036н	Reception/transmission data register 1	RDR0/ TDR0	R/W		0000000В
000037н	Serial status register 0	SSR0	R/W, R	UART	00001000в
000038н	Extended communication control register 0	ECCR0	R/W, R	(LIN/SCI) 0	000000XXB
000039н	Extended status control register 0	ESCR0	R/W		00000100в
00003Ан	Baud rate generator register 00	BGR00	R/W		0000000В
00003Вн	Baud rate generator register 01	BGR01	R/W, R		0000000В
00003Сн to 00003Fн		(Disab	led)		
000040н to 00004Fн	Area reserved for CAN C	ontroller 0. R	efer to " ■ CA	IN CONTROLLERS"	
000050н	Lower timer control status register 0	TMCSR0L	R/W		0000000В
000051н	Higher timer control status register 0	TMCSR0H	R/W	16-bit reload timer	ХХХ10000в
000052н	Timer register 0/relead register 0	TMR0/	DAM	0	XXXXXXXXB
000053н	Timer register 0/reload register 0	TMRLR0	R/W		XXXXXXXXB

Address	Register name	Symbol	Read/write	Resource name	Initial value					
003944н		IDODO	_		XXXXXXXX					
003945н	Input capture register 6	IPCP6 R		L	XXXXXXXX					
003946н	I I I	IPCP7	R	Input capture 6/7	XXXXXXX					
003947н	Input capture register 7	XXXXXXXX								
003948н to 00394Fн	(Disabled)									
003950н	Minute data ragistar 2/Paland ragistar 2	XXXXXXXX								
003951н	Minute data register 2/Reload register 2	TMRLR2	R/W	2	XXXXXXXXB					
003952н	Minute data register 2/Paland register 2	TMR3/	R/W	16-bit reload timer	XXXXXXX					
003953н	Minute data register 3/Reload register 3	TMRLR3	IT/VV	3	XXXXXXX					
003954н to 003957н		(Disab	led)							
003958н					XXXXXXXXB					
003959н	Sub second data register	WTBR	R/W		XXXXXXX					
00395Ан				Real time	XXXXXXX					
00395Вн	Second data register	WTSR	R/W	watch timer	ХХ000000в					
00395Сн	Minute data register	WTMR	R/W		ХХ000000в					
00395Dн	Hour data register	WTHR	R/W		XXX00000B					
00395Ен	Day data register	WTDR	R/W		00Х00001в					
00395Fн		(Disab	led)		 					
003960н					XXXXXXXXB					
003961н					XXXXXXX					
003962н					XXXXXXX					
003963н					XXXXXXX					
003964н					XXXXXXX					
003965н					XXXXXXX					
003966н				LCD	XXXXXXXXB					
003967н	LCD display RAM	VRAM	R/W	controller/	XXXXXXX					
003968н				driver	XXXXXXX					
003969н					XXXXXXXXB					
00396Ан					XXXXXXX					
00396Вн					XXXXXXX					
00396Сн					XXXXXXX					
00396Dн					XXXXXXX					
00396Ен					XXXXXXXXB					
00396Fн					(Continued					

Address			Register	Abbre-	Access	Initial Value	
CAN0	CAN1	CAN2	CAN3	negistei	viation	ACCESS	Initial Value
003А40н	003В40н	003740н	003840н				XXXXXXXXB
003А41н	003В41н	003741н	003841н	ID register 8	IDR8	R/W	XXXXXXX
003А42н	003В42н	003742н	003842н	To register o	IDITO	1 1/ V V	XXXXX _B
003А43н	003В43н	003743н	003843н				XXXXXXX
003А44н	003В44н	003744н	003844н				XXXXXXXXB
003А45н	003В45н	003745н	003845н	ID register 9	IDR9	R/W	XXXXXXXXB
003А46н	003В46н	003746н	003846н	Tib Togistor o	15110	1000	XXXXX _B
003А47н	003В47н	003747н	003847н				XXXXXXX
003А48н	003В48н	003748н	003848н				XXXXXXXXB
003А49н	003В49н	003749н	003849н	ID register 10	IDR10	R/W	XXXXXXX
003А4Ан	003В4Ан	00374Ан	00384Ан	Tib regioter re	151110	1000	XXXXXB
003А4Вн	003В4Вн	00374Вн	00384Вн				XXXXXXX
003А4Сн	003В4Сн	00374Сн	00384Сн				XXXXXXXXB
003А4Dн	003В4Он	00374Dн	00384Dн	ID register 11	IDR11	R/W	XXXXXXX
003А4Ен	003В4Ен	00374Ен	00384Ен	in a regional in			ХХХХХв
003А4Гн	003В4Гн	00374Fн	00384Fн				XXXXXXX
003А50н	003В50н	003750н	003850н				XXXXXXXXB
003А51н	003В51н	003751н	003851н	ID register 12	IDR12	R/W	XXXXXXX
003А52н	003В52н	003752н	003852н				XXXXXB
003А5Зн	003В53н	003753н	003853н				XXXXXXX
003А54н	003В54н	003754н	003854н				XXXXXXXXB
003А55н	003В55н	003755н	003855н	ID register 13	IDR13	R/W	XXXXXXX
003А56н	003В56н	003756н	003856н				XXXXXB
003А57н	003В57н	003757н	003857н				XXXXXXX
003А58н	003В58н	003758н	003858н				XXXXXXXXB
003А59н	003В59н	003759н	003859н	ID register 14	IDR14	R/W	XXXXXXX
003А5Ан	003В5Ан	00375Ан	00385Ан				XXXXXB
003А5Вн	003В5Вн	00375Вн	00385Вн				XXXXXXX
003А5Сн	003В5Сн	00375Сн	00385Сн				XXXXXXXX _B
003А5Дн	003B5Dн	00375Dн	00385Dн	ID register 15	IDR15	R/W	XXXXXXX
003А5Ен	003В5Ен	00375Ен	00385Ен		.5.110		XXXXXB
003А5Гн	003В5Гн	00375Fн	00385Fн				XXXXXXX

List of Message Buffers (DLC Registers)

Address				Pogistor	Abbrevia-	Access	Initial Value	
CAN0	CAN1	CAN2	CAN3	Register	tion	Access	miliai value	
003А60н	003В60н	003760н	003860н	DLC register 0	DLCR0	R/W	XXXX _B	
003А61н	003В61н	003761н	003861н	DLC register 0	DLCHU	□/ VV	XXX B	
003А62н	003В62н	003762н	003862н	DLC register 1	DLCR1	R/W	XXXX _B	
003А63н	003В63н	003763н	003863н	DLC register i	DLCHI	□/ VV	XXX B	
003А64н	003В64н	003764н	003864н	DLC register 2	DLCR2	R/W	VVV ₂	
003А65н	003В65н	003765н	003865н	DLC register 2	DLUNZ	□/ VV	XXXX _В	
003А66н	003В66н	003766н	003866н	DLC register 2	DI CD2	R/W	XXXX _B	
003А67н	003В67н	003767н	003867н	DLC register 3	DLCR3	□/ VV	XXX B	
003А68н	003В68н	003768н	003868н	DLC register 4	DLCR4	R/W	XXXX _B	
003А69н	003В69н	003769н	003869н	DLC register 4	DLUN4	□/ VV	XXX B	
003А6Ан	003В6Ан	00376Ан	00386Ан	DI C register 5	DLCR5	R/W	XXXX _B	
003А6Вн	003В6Вн	00376Вн	00386Вн	DLC register 5	DLCho	□/ VV	XXX B	
003А6Сн	003В6Сн	00376Сн	00386Сн	DI C register 6	DLCR6	R/W	XXXX _B	
003А6Dн	003В6Dн	00376Dн	00386Dн	DLC register 6	DLUNG		XXXXB	
003А6Ен	003В6Ен	00376Ен	00386Ен	DLC register 7	DLCR7	R/W	XXXX _B	
003А6Гн	003В6Гн	00376Fн	00386Fн	DLC register /	DEOIT	1 t/ V V	VVVV R	
003А70н	003В70н	003770н	003870н	DLC register 8	DLCR8	R/W	XXXX _B	
003А71н	003В71н	003771н	003871н	DLC register o	DLUNG	I → / V V	XXXXB	
003А72н	003В72н	003772н	003872н	DLC register 9	DLCR9	R/W	XXXX _B	
003А73н	003В73н	003773н	003873н	DLC register 9	DLCha	r\/ v v	XXXB	
003А74н	003В74н	003774н	003874н	DLC register 10	DLCR10	R/W	XXXX _B	
003А75н	003В75н	003775н	003875н	DLO register 10	DECITIO	1 1/ V V	XXXXB	
003А76н	003В76н	003776н	003876н	DLC register 11	DLCR11	R/W	YYYY ₂	
003А77н	003В77н	003777н	003877н	DLO register 11	DLOITI	1 1/ V V	XXXX _B	
003А78н	003В78н	003778н	003878н	DLC register 12	DLCR12	R/W	XXXX _B	
003А79н	003В79н	003779н	003879н	DLC register 12	DLONIZ	I → / V V	XXXXB	
003А7Ан	003В7Ан	00377Ан	00387Ан	DLC register 13	DI CB13	D/M	XXXX _B	
003А7Вн	003В7Вн	00377Вн	00387Вн	DLO register 13	DLCR13	R/W	XXXXB	
003А7Сн	003В7Сн	00377Сн	00387Сн	DLC register 14	DLCR14	R/W	XYYY _D	
003А7Dн	003В7Dн	00377Dн	00387Dн	DEO legister 14	DLON14	1 1/ V V	ХХХХв	
003А7Ен	003В7Ен	00377Ен	00387Ен	DLC register 15	DLCR15	R/W	XXXX _B	
003А7Гн	003В7Гн	00377Fн	00387Fн	DEO legister 10	DLONIO	1 1/ V V	VVVV R	

■ INTERRUPT SOURCES, INTERRUPT VECTORS, AND INTERRUPT CONTROL REGISTERS

Interrupt source	El ² OS	Int	terrupt	vector		ipt control gister	Priority
·	corresponding	Nun	nber	Address	ICR	Address	- *2
Reset	×	#08	08н	FFFFDC _H	_	_	High
INT9 instruction	×	#09	09н	FFFFD8 _H	_	_	1
Exception processing	×	#10	0Ан	FFFFD4 _H	_	_	Ī Ī
CAN0 received/CAN2 received	×	#11	0Вн	FFFFD0 _H			
CAN0 transmitted/node status/ CAN2 transmitted/node status	×	#12	0Сн	FFFFCCH	ICR00	0000В0н*1	
CAN1 received/CAN3 received	×	#13	0Дн	FFFFC8 _H			
CAN1 transmitted/node status/ CAN3 transmitted/node status/SIO	×	#14	0Ен	FFFFC4 _H	ICR01	0000В1н*1	
Input capture 0	Δ	#15	0Гн	FFFFC0 _H			
DTP/ external interrupt - ch.0/ch.1 detected	Δ	#16	10н	FFFFBCH	ICR02	0000B2н*1	
Reload timer 0	Δ	#17	11н	FFFFB8 _H	ICR03	0000B3н*1	
Reload timer 2	Δ	#18	12н	FFFFB4 _H	ICHU3	0000ВЗн	
Input capture 1	Δ	#19	13н	FFFFB0 _H		0000В4н*1	
DTP/ external interrupt - ch.2/ch.3 detected	Δ	#20	14н	FFFFACH	ICR04		
Input capture 2	Δ	#21	15н	FFFFA8 _H	ICR05	0000B5н*1	
Reload timer 3	Δ	#22	16н	FFFFA4 _H	ICHUS		
Input capture 3/4/5/6/7	Δ	#23	17н	FFFFA0 _H			
DTP/ external interrupt - ch.4/ ch.5 detected UART3 RX	Δ	#24	18н	FFFF9C _H	ICR06	0000В6н*1	
PPG timer 0	Δ	#25	19н	FFFF98 _H			1
DTP/ external interrupt - ch.6/ ch.7 detected UART3 TX	Δ	#26	1Ан	FFFF94 _H	ICR07	0000В7н*1	
PPG timer 1	Δ	#27	1Вн	FFFF90 _H	ICR08	0000B8н*1	
Reload timer 1	Δ	#28	1Сн	FFFF8C _H	ICHUO	ООООВОН .	
PPG timer 2/3/4/5	0	#29	1Dн	FFFF88 _H]
Real time watch timer watch timer (sub clock)	×	#30	1Ен	FFFF84 _H	ICR09	0000В9н*1	
Free-run timer overflow/clear	×	#31	1Fн	FFFF80 _H	ICR10	0000BAн *1	
A/D converter conversion complete	0	#32	20н	FFFF7C _H	IUNIU	UUUUDAH "	
Sound generator 0/1	×	#33	21н	FFFF78 _H	ICD11	0000BBн*1]
Time-base timer	×	#34	22н	FFFF74 _H	ICR11	UUUUDDH	
UART2 RX	0	#35	23н	FFFF70 _H	ICD10	000080*1] ♦
UART2 TX	Δ	#36	24н	FFFF6C _H	_ ICR12 0000ВСн*		Low

3. DC Characteristics

(Vcc = 5.0 V $\pm 10\%$, Vss = DVss = AVss = 0.0 V, T_A = -40 °C to +105 °C)

		Pin			Value			<u> </u>	
Parameter	Symbol	name	Conditions	Min	Тур Мах		Unit	Remarks	
	VIHA		_	0.8 Vcc	_	_	٧	Pin inputs if Automotive input levels are selected	
"H" level input voltage	VIHS		_	0.8 Vcc			V	Pin inputs if CMOS hysteresis input levels are selected	
	VIHC	_	_	0.7 Vcc			V	RST input pin (CMOS hysteresis)	
	VILA		_	_		0.5 Vcc	V	Pin inputs if Automotive input levels are selected	
"L" level input voltage	VILS		_		_	0.2 Vcc	V	Pin inputs if CMOS hysteresis input levels are selected	
	VILR	_	_			0.3 Vcc	٧	RST input pin (CMOS hysteresis)	
	lcc		Maximum operating frequency F _{CP} = 32 MHz, normal operation		35	45	mA		
			Maximum operating frequency F _{CP} = 32 MHz, writing Flash memory		55	65	mA		
	Iccs		Operating frequency FCP = 32 MHz, sleep mode		13	20	mA		
	Істѕ		Operating frequency FCP = 2 MHz, time-base timer mode	_	0.6	1.0	mA		
Powersupply current*	ICTSPLL	Vcc	Operating frequency FCP = 32 MHz, PLL timer mode, External frequency = 4 MHz	_	2.5	4	mA		
	Iccl		Operating frequency $F_{CP} = 8 \text{ kHz}, T_A = +25 ^{\circ}\text{C},$ sub clock operation	_	120	270	μΑ		
	Iccls		Operating frequency $F_{CP} = 8 \text{ kHz}, T_A = +25 ^{\circ}\text{C},$ sub sleep operation		100	200	μΑ		
	Ісст		Operating frequency $F_{CP} = 8 \text{ kHz}, T_A = +25 ^{\circ}\text{C},$ watch mode	_	90	180	μΑ		
	Іссн		T _A = + 25 °C, stop mode	_	80	170	μΑ		


(2) Reset input

$$(Vcc = 5.0 \text{ V} \pm 10\%, Vss = AVss = 0.0 \text{ V}, T_A = -40 ^{\circ}\text{C} \text{ to} +105 ^{\circ}\text{C})$$


Parameter	Symbol	Pin name	Value		Unit	Remarks
Farameter	Syllibol	Min Max		Max	Oilit	nemarks
		500		_	ns	During normal operation
Reset input time	t RSTL	RST	Oscillator oscillation time* + 16 tcp		ms	In stop mode, sub clock mode, sub sleep mode, and watch mode
			100		μs	In time-base timer mode

^{*:} The oscillation time of the oscillator is the time taken to reach 90% of the amplitude. The oscillation time of a crystal oscillator is between several ms and tens of ms. The oscillation time of a ceramic oscillator is between hundreds of μ s and several ms. The oscillation time of an external clock is 0 ms.

Note: tcp is the internal operating clock cycle time. (Unit: ns)



• In stop mode, sub clock mode, sub sleep mode, watch mode, and power-on




• Bit setting: ESCR0/1/2/3:SCES=1, ECCR0/1/2/3:SCDE=1

 $(Vcc = 5.0 V \pm 10\%, Vss = AVss = 0.0 V, T_A = -40 °C to +105 °C)$

Parameter	Symbol	Pin name	Conditions	Val	Unit		
Parameter	Syllibol	riii iiaiiie	Conditions	Min	Max	Oill	
Serial clock cycle time	tscyc	SCK0 to SCK3	Internal shift clock mode output pin C _L = 80 pF + 1TTL	5 tcp	_	ns	
$SCK \downarrow \to SOT$ delay time	t sLOVI	SCK0 to SCK3, SOT0 to SOT3		- 50	+ 50	ns	
Valid SIN $ ightarrow$ SCK \downarrow	tıvshı	SCK0 to SCK3,		tcp + 80		ns	
$SCK \uparrow \rightarrow valid SIN hold time$	tshixi	SIN0 to SIN3		0		ns	
SOT o SCK op delay time	tsovнı	SCK0 to SCK3, SOT0 to SOT3		3 tcp - 70	_	ns	

Notes: • Depending on the machine clock frequency to be used, the maximum baud rate may be limited by some parameters. These parameters are shown in "MB90920 series hardware manual".

- C_L is the load capacitance connected to the pin during testing.
- tcp is the internal operating clock cycle time. Refer to "(1) Clock timing".




(6) Trigger input timing

 $(Vcc = 5.0 V\pm 10\%, Vss = AVss = 0.0 V, T_A = -40 °C to +105 °C)$

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
Parameter Symbol		Fill Hallie	Conditions	Min	Max		
Input pulse width	tтядн, tтядL	INT0 to INT7	_	200	_	ns	During normal operation
		ADTG		tcp + 200	—	ns	

Note: tcp is the internal operating clock cycle time. Refer to "(1) Clock timing".



5. A/D Converter

(1) Electrical Characteristics

(Vcc = AVcc = AVRH = 4.0 V to 5.5 V, Vss = AVss = 0.0 V, $T_A = -40$ °C to +105 °C)


Parameter	Symbol	Din nome	Value			Unit	Domostro	
Parameter	Symbol	Pin name	Min	Тур	Max	Unit	Remarks	
Resolution				_	10	bit		
Total error	_	_	- 3.0	_	+ 3.0	LSB		
Non-linear error	_	_	- 2.5	_	+ 2.5	LSB		
Differential linear error	_	_	– 1.9	_	+ 1.9	LSB		
Zero transition voltage	Vот	AN0 to AN7	AVss – 1.5 LSB	AVss + 0.5 LSB	AVss + 2.5 LSB	V	1 LSB = (AVRH – AVss) / 1024	
Full scale transition voltage	VFST	AN0 to AN7	AVRH – 3.5 LSB	AVRH – 1.5 LSB	AVRH + 0.5 LSB	V		
Sampling time	tsмр	_	0.4		16500	μs	4.5 V ≤ AVcc ≤ 5.5 V	
			1.0	_	10500		4.0 V ≤ AVcc ≤ 4.5 V	
Compare time	tсмр	_	0.66			μs	4.5 V ≤ AVcc ≤ 5.5 V	
			2.2				4.0 V ≤ AVcc ≤ 4.5 V	
A/D conversion time	tcnv	_	1.44		_	μs	*1	
Analog port input current	lain	AN0 to AN7	- 0.3	_	+ 10	μА		
Analog input voltage	Vain	AN0 to AN7	0	_	AVRH	V		
Reference voltage	AV+	AVRH	AVss + 2.7	_	AVcc	V		
Power supply current IAH	lΑ	AVcc	_	2.3	6.0	mA		
	AVCC	_	_	5	μΑ	*2		
Reference voltage	IR	AVRH	_	520	900	μΑ	Vavrh = 5.0 V	
supply current	IRH	AVIIII			5	μΑ	*2	
Inter-channel variation		AN0 to AN7			4	LSB		

^{*1 :} The time per channel (4.5 V \leq AVcc \leq 5.5 V, and internal operating frequency = 32 MHz) .

^{*2 :} Defined as supply current (when $V_{CC} = AV_{CC} = AV_{CC}$


- The relationship between the external impedance and minimum sampling time
- At 4.5 V ≤ AVcc ≤ 5.5 V

(External impedance = $0 \text{ k}\Omega$ to $100 \text{ k}\Omega$)




• At $4.0 \text{ V} \leq \text{AVcc} \leq 4.5 \text{ V}$


(External impedance = $0 \text{ k}\Omega$ to $100 \text{ k}\Omega$)



(External impedance = $0 \text{ k}\Omega$ to $20 \text{ k}\Omega$)



(External impedance = $0 \text{ k}\Omega$ to $20 \text{ k}\Omega$)



About errors

As |AVRH - AVss| becomes smaller, the relative errors grow larger.

(2) Definition of terms

Resolution : Analog changes that are identifiable by the A/D converter.

Non-Linear error : The deviation of the straight line connecting the zero transition point

("00 0000 0000" \longleftrightarrow "00 0000 0001") with the full-scale transition point ("11 1111 1110" $\leftarrow \rightarrow$ "11 1111 1111") from actual conversion characteristics.


error

Differential linear : The deviation from the ideal value of the input voltage needed to change the output code by

1 LSB.

Total error : The total error is the difference between the actual value and the theoretical value,

and includes zero-transition error/full-scale transition error and linear error.



■ MAJOR CHANGES IN THIS EDITION

Page	Section	Change Results
12	■I/O CIRCUIT TYPE	Corrected the circuit type B.
20	■ HANDLING DEVICES	Added the following items;
31	■ I/O MAP	Corrected "Address: 003970н". Clock supervisor control register → (Disabled)
46	■ ELECTRICAL CHARACTERISTICS 3. DC Characteristics	Added the item for "LCD output impedance".
68	■ ORDERING INFORMATION	Corrected the part numbers; MB90V920-101 → MB90V920-101CR MB90V920-102 → MB90V920-102CR

The vertical lines marked in the left side of the page show the changes.

FUJITSU SEMICONDUCTOR LIMITED

Nomura Fudosan Shin-yokohama Bldg. 10-23, Shin-yokohama 2-Chome, Kohoku-ku Yokohama Kanagawa 222-0033, Japan

Tel: +81-45-415-5858 http://jp.fujitsu.com/fsl/en/

For further information please contact:

North and South America

FUJITSU SEMICONDUCTOR AMERICA, INC. 1250 E. Arques Avenue, M/S 333 Sunnyvale, CA 94085-5401, U.S.A. Tel: +1-408-737-5600 Fax: +1-408-737-5999 http://us.fujitsu.com/micro/

Europe

FUJITSU SEMICONDUCTOR EUROPE GmbH Pittlerstrasse 47, 63225 Langen, Germany Tel: +49-6103-690-0 Fax: +49-6103-690-122 http://emea.fujitsu.com/semiconductor/

Korea

FUJITSU SEMICONDUCTOR KOREA LTD. 206 Kosmo Tower Building, 1002 Daechi-Dong, Gangnam-Gu, Seoul 135-280, Republic of Korea Tel: +82-2-3484-7100 Fax: +82-2-3484-7111 http://kr.fujitsu.com/fmk/

Asia Pacific

FUJITSU SEMICONDUCTOR ASIA PTE. LTD.
151 Lorong Chuan,
#05-08 New Tech Park 556741 Singapore
Tel: +65-6281-0770 Fax: +65-6281-0220
http://www.fujitsu.com/sg/services/micro/semiconductor/

FUJITSU SEMICONDUCTOR SHANGHAI CO., LTD. Rm. 3102, Bund Center, No.222 Yan An Road (E), Shanghai 200002, China
Tel: +86-21-6146-3688 Fax: +86-21-6335-1605
http://cn.fujitsu.com/fss/

FUJITSU SEMICONDUCTOR PACIFIC ASIA LTD. 10/F., World Commerce Centre, 11 Canton Road, Tsimshatsui, Kowloon, Hong Kong
Tel: +852-2377-0226 Fax: +852-2376-3269

http://cn.fujitsu.com/fsp/

Specifications are subject to change without notice. For further information please contact each office.

All Rights Reserved.

The contents of this document are subject to change without notice.

Customers are advised to consult with sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of FUJITSU SEMICONDUCTOR device; FUJITSU SEMICONDUCTOR does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information.

FUJITSU SEMICONDUCTOR assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of FUJITSU SEMICONDUCTOR or any third party or does FUJITSU SEMICONDUCTOR warrant non-infringement of any third-party's intellectual property right or other right by using such information. FUJITSU SEMICONDUCTOR assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that FUJITSU SEMICONDUCTOR will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

Exportation/release of any products described in this document may require necessary procedures in accordance with the regulations of the Foreign Exchange and Foreign Trade Control Law of Japan and/or US export control laws.

The company names and brand names herein are the trademarks or registered trademarks of their respective owners.

Edited: Sales Promotion Department