

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFl

Product Status	Obsolete
Core Processor	F <sup>2</sup> MC-16LX
Core Size	16-Bit
Speed	32MHz
Connectivity	CANbus, LINbus, UART/USART
Peripherals	LCD, LVD, POR, PWM, WDT
Number of I/O	93
Program Memory Size	256KB (256K x 8)
Program Memory Type	Mask ROM
EEPROM Size	-
RAM Size	10K x 8
Voltage - Supply (Vcc/Vdd)	4V ~ 5.5V
Data Converters	A/D 8x8/10b
Oscillator Type	External
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	120-LQFP
Supplier Device Package	120-LQFP (16x16)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb90922ncspmc-gs-136e1

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## ■ PIN DESCRIPTIONS

Pin no.	Pin name	I/O circuit type*1	Function
108	X0	^	High-speed oscillation input pin
107	X1	A	High-speed oscillation output pin
10	X0A	В	Low-speed oscillation input pin
13	P92	I	General-purpose I/O port
14	X1A	В	Low-speed oscillation output pin
14	P93	I	General-purpose I/O port
90	RST	С	Reset input pin
02	P00	E	General-purpose I/O port
93	SEG24		LCD controller/driver segment output pin
04	P01	F	General-purpose I/O port
94	SEG25		LCD controller/driver segment output pin
05	P02	г	General-purpose I/O port
95	SEG26		LCD controller/driver segment output pin
06	P03	Е	General-purpose I/O port
90	SEG27		LCD controller/driver segment output pin
07	P04	E	General-purpose I/O port
97	SEG28		LCD controller/driver segment output pin
09	P05	F	General-purpose I/O port
90	SEG29		LCD controller/driver segment output pin
00	P06	F	General-purpose I/O port
33	SEG30		LCD controller/driver segment output pin
$\begin{array}{c} & 0.1 \\ 0.1$		E	General-purpose I/O port
100	SEG31		LCD controller/driver segment output pin
	P10		General-purpose I/O port
101	PPG2	I	16-bit PPG ch.2 output pin
	IN5		Input capture ch.5 trigger input pin
	P11		General-purpose I/O port
102	TOT0		16-bit reload timer ch.0 TOT output pin
102	PPG3		16-bit PPG ch.3 output pin
	IN4		Input capture ch.4 trigger input pin
	P12		General-purpose I/O port
103	TINO	I	16-bit reload timer ch.0 TIN input pin
	PPG4		16-bit PPG ch.4 output pin

Pin no.	Pin name	I/O circuit type*1	Function
104	P13	1	General-purpose I/O port
104	PPG5		16-bit PPG ch.5 output pin
	P14		General-purpose I/O port
109	TIN2	I	16-bit reload timer ch.2 TIN input pin
	IN1		Input capture ch.1 trigger input pin
110	P15	I	General-purpose I/O port
110	INO		Input capture ch.0 trigger input pin
111	COM0	Р	LCD controller/driver common output pin
112	COM1	Р	LCD controller/driver common output pin
113	COM2	Р	LCD controller/driver common output pin
114	COM3	Р	LCD controller/driver common output pin
445	P22	F	General-purpose I/O port
115	SEG00		LCD controller/driver segment output pin
110	P23	Г	General-purpose I/O port
110	SEG01		LCD controller/driver segment output pin
117	P24	Г	General-purpose I/O port
117	SEG02		LCD controller/driver segment output pin
110	P25	Е	General-purpose I/O port
110	SEG03		LCD controller/driver segment output pin
110	P26	F	General-purpose I/O port
113	SEG04		LCD controller/driver segment output pin
120	P27	F	General-purpose I/O port
120	SEG05	I	LCD controller/driver segment output pin
1	P30	F	General-purpose I/O port
1	SEG06		LCD controller/driver segment output pin
2	P31	F	General-purpose I/O port
2	SEG07	I	LCD controller/driver segment output pin
3	P32	F	General-purpose I/O port
0	SEG08	I	LCD controller/driver segment output pin
1	P33	E	General-purpose I/O port
4	SEG09		LCD controller/driver segment output pin
5	P34	Е	General-purpose I/O port
5	SEG10		LCD controller/driver segment output pin
6	P35	F	General-purpose I/O port
0	SEG11	Г	LCD controller/driver segment output pin



## HANDLING DEVICES

### • Strictly observe maximum rated voltages (preventing latch-up)

In CMOS IC devices, a condition known as latch-up may occur if voltages higher than V<sub>cc</sub> or lower than V<sub>ss</sub> are applied to input or output pins other than medium or high withstand voltage pins, or if the voltage applied between VCC and VSS pins exceeds the rated voltage level. If a latch-up occurs, the power supply current may increase dramatically and may destroy semiconductor elements. When using semiconductor devices, always take sufficient care to avoid exceeding maximum ratings.

When the analog system power supply is switched on or off, be careful not to apply the analog power supply (AV<sub>cc</sub>, AVRH), the analog input voltages and the power supply voltage for the high current output buffer pins (DV<sub>cc</sub>) in excess of the digital power supply voltage (V<sub>cc</sub>).

Once the digital power supply voltage (Vcc) has been disconnected, the analog power supply (AVcc, AVRH) and the power supply voltage for the high current output buffer pins (DVcc) may be turned on in any sequence.

### Supply voltage stabilization

Rapid fluctuations in the power supply voltage can cause malfunctions even if the Vcc power supply voltage remains within the warranted operating range. It is recommended that the power supply be stabilized such that ripple fluctuations (P-P value) at commercial frequencies (50 Hz/60 Hz) be limited to within 10% of the standard Vcc value, and that transient fluctuations due to power supply switching, etc. be limited to a rate of 0.1 V/ms or less.

### • Precautions when turning the power on

In order to prevent the built-in step-down circuits from malfunctioning, the time taken for the voltage to rise (0.2 V to 2.7 V) during power-on should be less than 50  $\mu$ s.

### • Handling unused pins

If unused input pins are left open, they may cause malfunctions or latch-up which may lead to permanent damage to the semiconductor. Unused input pins should therefore be pulled up or pulled down through a resistor of at least 2 k $\Omega$ .

Unused input/output pins may be set to the output state and left open, or set to the input state and connected to a pull-up or pull-down resistance of 2 k $\Omega$  or more.

### • Handling A/D converter power supply pins

Even if the A/D converter is not used, the power supply pins should be connected such as  $AV_{CC} = V_{CC}$ , and  $AV_{SS} = AVRH = V_{SS}$ .

#### • Notes on using an external clock

Even when an external clock is used, an oscillation stabilization wait time is required following power-on reset or release from sub clock mode or stop mode. Furthermore, only the X0A pin should be driven when an external clock is used, with the X1A pin open as shown in the following diagram. Do not use high-speed oscillation pins (X0 and X1) for external clock input.



### • Notes on operating in PLL clock mode

On this microcontroller, if in case the crystal oscillator breaks off or an external reference clock input stops while the PLL clock mode is selected, a self-oscillator circuit contained in the PLL may continue its operation at its self-running frequency. However, FUJITSU SEMICONDUCTOR will not guarantee results of operations if such failure occurs.

### Crystal oscillator circuit

Noise around the X0/X1, or X0A/X1A pins may cause this device to operate abnormally. In the interest of stable operation it is strongly recommended that printed circuit artwork places ground bypass capacitors as close as possible to the X0/X1, X0A/X1A and crystal oscillator (or ceramic oscillator) and that oscillator lines do not cross the lines of other circuits.

Please ask each crystal maker to evaluate the oscillational characteristics of the crystal and this device.

### • Power supply pins

Devices including multiple VCC or VSS pins are designed such that pins that need to be at the same potential are interconnected internally to prevent malfunctions such as latch-up. To reduce unnecessary radiation, prevent malfunctioning of the strobe signal due to the rise of ground level, and observe the standard for total output current, be sure to connect the VCC and VSS pins to the power supply and ground externally.

Always connect all of the VCC pins to the same potential and all of the VSS pins to ground as shown in the following diagram. The device will not operate correctly if multiple VCC or VSS pins are connected to different voltages, even if those voltages are within the guaranteed operating ranges.



In addition, care must be given to connecting the VCC and VSS pins of this device to the current supply source with as low impedance as possible. It is recommended that a 1.0  $\mu$ F bypass capacitor be connected between the VCC and VSS pins as close to the pins as possible.

### • Sequence for connecting the A/D converter power supply and analog inputs

The A/D converter power supply (AVcc, AVRH) and analog inputs (AN0 to AN7) must be applied after the digital power supply (Vcc) is switched on. When turning the power off, the A/D converter power supply and analog inputs must be disconnected before the digital power supply is switched off (Vcc). Ensure that AVRH does not exceed AVcc during either power-on or power-off. Even when pins which double as analog input pins are used as input ports, be sure that the input voltage does not exceed AVcc (turning on/off the analog and digital power supplies simultaneously is acceptable).



## • Handling the power supply for high-current output buffer pins (DVcc, DVss)

### • Flash memory products and MASK ROM products (MB90F922NC/F922NCS/922NCS/F923NC/ F923NCS/F924NC/F924NCS)

In the Flash memory products and MASK ROM products, the power supply for the high-current output buffer pins (DVcc, DVss) is isolated from the digital power supply (Vcc).

Therefore, DVcc can therefore be set to a higher voltage than Vcc. If the power supply for the high-current output buffer pins (DVcc, DVss) is supplied before the digital power supply (Vcc), however, care needs to be taken because it is possible that the port 7 or port 8 stepping motor outputs may momentarily output an "H" or "L" level. In order to prevent this, connect the digital power supply (Vcc) prior to connecting the power supply for the high-current output buffer pins. Even when the high-current output buffer pins are used as general-purpose ports, power should be supplied to the power supply pins for the high-current output buffer pins (DVcc, DVss).

## • Evaluation product (MB90V920-101/MB90V920-102)

In the evaluation products, the power supply for the high-current output buffer pins (DV<sub>cc</sub>, DV<sub>ss</sub>) is not isolated from the digital power supply (V<sub>cc</sub>). Therefore, DV<sub>cc</sub> must therefore be set to a lower voltage than Vcc. The power supply for the high-current output buffer pins (DV<sub>cc</sub>, DV<sub>ss</sub>) must always be applied after the digital power supply (V<sub>cc</sub>) has been connected, and disconnected before the digital power supply (V<sub>cc</sub>) is disconnected (the power supply for the high-current output buffer pins may also be connected and disconnected simultaneously with the digital power supply).

Even when the high-current output buffer pins are used as general-purpose ports, power should be supplied to the power supply pins for the high-current output buffer pins (DVcc, DVss).

## Pull-up/pull-down resistors

MB90920 series does not support internal pull-up/pull-down resistors. Use external components as necessary.

## Precautions when not using a sub clock signal

If the X0A and X1A pins are not connected to an oscillator, apply a pull-down resistance to the X0A pin and leave the X1A pin open.

## Notes on operating when the external clock is stopped

The MB90920 series is not guaranteed to operate correctly using the internal oscillator circuit when there is no external oscillator or the external clock input is stopped.

## • Flash memory security function

A security bit is located within the Flash memory region. The security function is activated by writing the protection code  $01_{H}$  to the security bit.

Do not write the value  $01_{H}$  to this address if you are not using the security function.

Please refer to following table for the address of the security bit.

	Flash memory size	Address for security bit
MB90F922NC MB90F922NCS	Built-in 2 Mbits Flash Memory	FC0001н
MB90F923NCS	Built-in 3 Mbits Flash Memory	F80001н
MB90F924NCS	Built-in 4 Mbits Flash Memory	<b>F80001</b> н

## ■ BLOCK DIAGRAM



## MEMORY MAP



Note: To select models without the ROM mirror function, refer to the "ROM Mirror Function Selection Module" in Hardware Manual. The image of the ROM data in the FF bank appears at the top of the 00 bank, in order to enable efficient use of small C compiler models. The lower 16-bits of the FF bank addresses are allocated to the same addresses as the lower 16-bits of the 00 bank, making it possible to reference tables in ROM without declaring the "far" modifier with the pointers. For example, when an access is made to the address 00C000<sub>H</sub>, the actual address to be accessed is FFC000<sub>H</sub> in ROM. Because the size of the FF bank ROM area exceeds 32 Kbytes, it is not possible to view the entire region in the 00 bank image. Therefore because the ROM data from FF8000<sub>H</sub> to FFFFF<sub>H</sub> appears in the image from 008000<sub>H</sub> to 00FFFF<sub>H</sub>, it is recommended that ROM data tables be stored in the area from FF8000<sub>H</sub> to FFFFF<sub>H</sub>.

Address	Register name	Symbol	Read/write	Resource name	Initial value			
000083н		(Disab	led)					
000084н	PWM control register 2	PWC2	R/W	Stepping motor controller 2	000000Х0в			
000085н	(Disabled)							
000086н	PWM control register 3	PWC3	R/W	Stepping motor controller 3	000000Х0в			
000087н		(Disab	led)					
000088н	LCD output control register 3	LOCR3	R/W	LCDC	XXXXX111 <sub>B</sub>			
000089н		(Disab	led)					
00008Ан	A/D setting register 0	ADSR0	R/W	A/D converter	0000000в			
00008Вн	A/D setting register 1	ADSR1	R/W	AB conventer	0000000в			
00008CH	Port input level select 0	PIL0	R/W	Deut immed level	0000000в			
00008DH	Port input level select 1	PIL1	R/W	Port input level select	XXXX0000 <sub>B</sub>			
00008Eн	Port input level select 2	PIL2	R/W		XXXX0000 <sub>B</sub>			
00008Fн to 00009Dн		(Disab	led)					
00009Eн	Program address detection control register	PACSR	R/W	Address match detection	XXXX0X0X <sub>B</sub>			
00009Fн	Delayed Interrupt/Release Register	DIRR	R/W	Delay interrupt	$XXXXXXX0_{B}$			
0000A0H	Power saving mode control register	LPMCR	R/W	Power saving	00011000в			
<b>0000A1</b> н	Clock select register	CKSCR	R/W, R	control circuit	11111100в			
0000A2н to 0000A7н		(Disab	led)					
<b>0000А8</b> н	Watchdog timer control register	WDTC	R, W	Watchdog timer	XXXXX111 <sub>B</sub>			
<b>0000А9</b> н	Time-base timer control register	TBTC	R/W, W	Time-base timer	1XX00100 <sub>B</sub>			
0000ААн	Watch timer control register	WTC	R/W, W, R	Watch timer (sub clock)	10001000в			
0000ABн to 0000ADн		(Disab	led)					
0000AEH	Flash memory control status register	FMCS	R/W	Flash interface	000Х0000в			
0000AF <sub>H</sub>		(Disab	led)					

## CAN CONTROLLERS

The CAN controller has the following features :

- Conforms to CAN Specification Version 2.0 Part A and B
  - Supports transmission/reception in standard frame and extended frame formats
- Supports transmission of data frames by receiving remote frames
- 16 transmission/reception message buffers
  - 29-bit ID and 8-byte data
  - Multi-level message buffer configuration
- Provides full-bit comparison, full-bit mask, acceptance register 0/acceptance register 1 for each message buffer as ID acceptance mask
  - 2 acceptance mask registers in either standard frame format or extended frame formats
- Bit rate programmable from 10 kbps to 2 Mbps (when input clock is at 16 MHz)

	Add	ress		Pogistor	Abbroviation	٨٥٥٩٩٩	Initial Value
CAN0	CAN1	CAN2	CAN3	negistei	Abbreviation	ALLESS	
003С00н	003D00н	003E00H	003F00н	Control status register CSP			00000в
003C01н	<b>003D01</b> н	<b>003E01</b> н	<b>003F01</b> н		0011	11/ VV, 11	00-1в
003C02н	003D02н	003E02H	003F02н	Last event indicator	LEIR	R/W	В
003C03н	003D03н	003E03H	003F03н	register			000-0000в
003C04н	003D04н	003E04 <sub>H</sub>	003F04н	RX/TX orror countor	BTEC	P	0000000в
003C05н	003D05н	003E05н	003F05н		millo	11	0000000в
003C06н	003D06н	003E06н	003F06н	Bit timing register	BTB	B/M	-1111111в
003C07н	003D07н	003E07н	003F07н			11/77	11111111в

#### List of Control Registers(1)

Address			Pagiator	Abbre-	<b>A</b> a a a a a	Initial Value	
CAN0	CAN1	CAN2	CAN3	Register	viation	Access	
003A00н	003B00н	003700H	003800H				XXXXXXXXB
ю 003A1Fн	10 003B1Fн	ю 00371Fн	ю 00381Fн	General-purpose RAM		H/VV	
<b>003А20</b> н	003В20н	003720н	003820н				XXXXXXXXB
<b>003А21</b> н	<b>003B21</b> н	003721н	003821н	ID register 0			XXXXXXXXB
003А22н	003В22н	003722н	003822н		IDRU	L1/ A A	XXXXXB
003А23н	003В23н	003723н	003823н				XXXXXXXXB
003А24н	003B24н	003724н	003824н				XXXXXXXXB
003А25н	003В25н	003725н	003825н	ID register 1			XXXXXXXXB
003А26н	003В26н	003726н	003826н			11/77	XXXXXB
<b>003А27</b> н	003В27н	003727н	003827н				XXXXXXXXB
<b>003А28</b> н	<b>003B28</b> н	003728н	003828н				XXXXXXXXB
<b>003А29</b> н	<b>003B29</b> н	003729н	003829н	ID register 2	פססו		XXXXXXXXB
003А2Ан	003В2Ан	00372Ан	00382Ан		IDHZ		XXXXXB
003А2Вн	003B2Bн	00372Вн	00382Вн				XXXXXXXXB
003А2Сн	003В2Сн	00372Сн	00382Сн				XXXXXXXXB
003A2Dн	003B2Dн	00372Dн	00382Dн	ID register 2	פססו		XXXXXXXXB
003A2Eн	003B2Eн	00372Ен	00382Eн	ID register 3	IDRS	10 11/10	XXXXXB
003A2Fн	003B2Fн	<b>00372F</b> н	<b>00382F</b> н				XXXXXXXXB
003А30н	003В30н	003730н	003830н				XXXXXXXXB
<b>003А31</b> н	<b>003B31</b> н	003731н	003831н	ID register /		R/M	XXXXXXXXB
003А32н	003В32н	003732н	003832н		10114	11/77	XXXXXB
003А33н	003В33н	003733н	003833н				XXXXXXXXB
<b>003А34</b> н	<b>003В34</b> н	003734н	003834н				XXXXXXXXB
003А35н	003В35н	003735н	003835н	ID register 5			XXXXXXXXB
003А36н	003В36н	003736н	003836н		IDHS		XXXXXB
<b>003А37</b> н	003В37н	003737н	003837н				XXXXXXXXB
<b>003А38</b> н	003В38н	003738н	003838н				XXXXXXXX
003А39н	<b>003В39</b> н	003739н	003839н				XXXXXXXXB
003АЗАн	003В3Ан	00373Ан	00383Ан	ID register o	IDRo	H/VV	XXXXXB
003А3Вн	003В3Вн	00373Вн	00383Вн				XXXXXXXXB
003АЗСн	003В3Сн	00373Сн	00383Сн				XXXXXXXXB
003A3DH	003B3Dн	00373Dн	00383Dн	ID register 7	דפחו		XXXXXXXXB
003АЗЕн	003В3Ен	00373Ен	00383Ен			ע/ ۷۷	XXXXXB
003A3Fн	003B3Fн	<b>00373F</b> н	<b>00383F</b> н				XXXXXXXX

List of Message	Buffers (	ID Re	aisters)
			<u>g.e.e.</u>

(Continued)

	Add	ress		Abbrevia-		٨٥٥٩٩٩	a Initial Value	
CAN0	CAN1	CAN2	CAN3	negistei	tion	ALLESS		
<b>003А60</b> н	003В60н	003760н	003860н	DLC register 0		B/W	XXXX	
<b>003A61</b> н	<b>003B61</b> н	<b>003761</b> н	<b>003861</b> н		DECITIO	11/ VV		
<b>003А62</b> н	003В62н	003762н	003862н	DI C register 1	DI CB1	R/W	XXXX⊳	
003А63н	003В63н	003763н	003863н		DEOITI	10,00		
<b>003А64</b> н	<b>003B64</b> н	003764н	003864н	DI C register 2		R/W	XXXX⊳	
<b>003А65</b> н	003В65н	003765н	003865н		DECITIZ	10,00		
<b>003А66</b> н	003В66н	003766н	003866н	DI C register 3		R/W	XXXX⊳	
<b>003А67</b> н	<b>003B67</b> н	003767н	003867н		DECITO	10,00		
<b>003А68</b> н	<b>003B68</b> н	003768н	003868н	DI C register 4	DI CB4	R/W	XXXX <b>₽</b>	
<b>003А69</b> н	<b>003B69</b> н	003769н	003869н		DEON	10.00		
003А6Ан	003В6Ан	00376Ан	00386Ан	DI C register 5		R/W	XXXXB	
003A6Bн	003В6Вн	00376Вн	00386Bн		DECITIO	10,00		
003A6Cн	003В6Сн	00376Сн	<b>00386С</b> н	DI C register 6		_CR6 R/W	XXXXB	
003A6Dн	003B6Dн	00376Dн	00386Dн		DEOTIO			
<b>003A6E</b> н	003В6Ен	00376Ен	<b>00386E</b> н	DI C register 7		R/W	XXXX⊳	
003A6Fн	003B6Fн	<b>00376F</b> н	<b>00386F</b> н		52011	10,00		
<b>003А70</b> н	003В70н	003770н	003870н	DI C register 8		B/W	XXXX₀	
<b>003A71</b> н	<b>003B71</b> н	003771н	<b>003871</b> н		DECITIO			
<b>003А72</b> н	003В72н	003772н	003872н	DI C register 9		R/W	XXXX <b>₽</b>	
003А73н	003В73н	003773н	003873н		DEOTIO	10/00		
<b>003A74</b> н	<b>003B74</b> н	003774н	003874н	DLC register 10	DI CB10	R/W	XXXX <sub>B</sub>	
<b>003A75</b> н	<b>003B75</b> н	003775н	003875н		DEGITIO	10.00	<b>////</b> B	
<b>003А76</b> н	<b>003B76</b> н	003776н	003876н	DI C register 11	DI CB11	R/W	XXXX <b>₽</b>	
<b>003А77</b> н	<b>003B77</b> н	003777н	003877н		DEGITIT	10/00		
<b>003А78</b> н	<b>003B78</b> н	003778н	003878н	DI C register 12	DI CB12	R/W	XXXX⊳	
<b>003А79</b> н	<b>003B79</b> н	003779н	003879н		DEGITIZ	10,00		
003А7Ан	003В7Ан	00377Ан	00387Ан	DI C register 13	DI CB13	R/W	XXXX <b>₽</b>	
<b>003A7B</b> н	003В7Вн	00377Вн	00387Вн		DEGITIO	10,00		
003A7Cн	003В7Сн	00377Cн	00387Cн	DI C register 14	DI CR14	B/W	XXXX <sup>D</sup>	
003A7Dн	003B7Dн	00377Dн	00387Dн			1.7. V V		
003A7Eн	003В7Ен	00377Eн	00387Eн	DI C register 15	DI CR15	B/W	XXXX <sup>D</sup>	
003A7Fн	003B7Fн	00377Fн	00387Fн		DEGITIS	I U/ V V		

## List of Message Buffers (DLC Registers)

## ■ INTERRUPT SOURCES, INTERRUPT VECTORS, AND INTERRUPT CONTROL REGISTERS

Interrupt source	EI²OS	Int	errupt	vector	Interru ree	Priority	
	corresponding	Number		Address	ICR	Address	*2
Reset	×	#08	08н	<b>FFFFDC</b> H		—	High
INT9 instruction	×	#09	09н	FFFFD8 <sub>H</sub>		—	
Exception processing	×	#10	0Ан	FFFFD4H		—	
CAN0 received/CAN2 received	×	#11	0Вн	FFFFD0H			
CAN0 transmitted/node status/ CAN2 transmitted/node status	×	#12	0Сн	FFFFCCH	ICR00	0000B0H*1	
CAN1 received/CAN3 received	×	#13	0Dн	FFFFC8 <sub>H</sub>			
CAN1 transmitted/node status/ CAN3 transmitted/node status/SIO	×	#14	0Ен	FFFFC4 <sub>H</sub>	ICR01	0000B1н*1	
Input capture 0	Δ	#15	0FH	FFFFC0H			
DTP/ external interrupt - ch.0/ch.1 detected		#16	<b>10</b> н	FFFFBCH	ICR02	0000B2 <sub>H</sub> *1	
Reload timer 0	$\triangle$	#17	<b>11</b> н	FFFFB8 <sub>H</sub>		000082*1	
Reload timer 2	$\bigtriangleup$	#18	<b>12</b> н	FFFFB4H		0000D3H	
Input capture 1	$\bigtriangleup$	#19	<b>13</b> н	FFFFB0H			
DTP/ external interrupt - ch.2/ch.3 detected	Δ	#20	<b>14</b> н	FFFFACH	ICR04	0000B4 <sub>H</sub> *1	
Input capture 2	Δ	#21	<b>15</b> н	FFFFA8 <sub>H</sub>		0000B5*1	
Reload timer 3	$\bigtriangleup$	#22	<b>16</b> н	FFFFA4H	10100	0000D3H	
Input capture 3/4/5/6/7	$\bigtriangleup$	#23	<b>17</b> н	FFFFA0H			
DTP/ external interrupt - ch.4/ ch.5 detected UART3 RX	Δ	#24	<b>18</b> ⊦	FFFF9CH	ICR06	0000B6н*1	
PPG timer 0	$\bigtriangleup$	#25	<b>19</b> н	FFFF98H			
DTP/ external interrupt - ch.6/ ch.7 detected UART3 TX		#26	<b>1А</b> н	FFFF94 <sub>H</sub>	ICR07	0000B7н*1	
PPG timer 1	$\bigtriangleup$	#27	1Bн	FFFF90H		0000B8u*1	
Reload timer 1	$\bigtriangleup$	#28	1Cн	FFFF8CH	101100	0000000	
PPG timer 2/3/4/5	0	#29	1Dн	FFFF88 <sub>H</sub>			
Real time watch timer watch timer (sub clock)	×	#30	1Eн	FFFF84 <sub>H</sub>	ICR09	0000B9 <sub>H</sub> *1	
Free-run timer overflow/clear	×	#31	1Fн	FFFF80H		000084*1	
A/D converter conversion complete	0	#32	20н	FFFF7CH		UUUUDAH '	
Sound generator 0/1	×	#33	21н	FFFF78 <sub>H</sub>		0000BB*1	
Time-base timer	×	#34	22н	FFFF74 <sub>H</sub>		UUUUDDH	
UART2 RX	0	#35	23н	FFFF70H		000080*1	🕇
UART2 TX	Δ	#36	24н	FFFF6CH	101112	UUUUDUH .	Low



### (Continued)

- \*5 : Average output current is defined as the average value of the current flowing through any one of the corresponding pins within a period of 100 ms. The "average value" can be calculated by multiplying the "operating current" by the "operating factor".
- \*6 : Average total output current is defined as the average value of the current flowing through all of the corresponding pins within a period of 100 ms. The "average value" can be calculated by multiplying the "operating current" by the "operating factor".
- \*7 : Applicable to pins: P10 to P15,P50 to P57,P60 to P67,P70 to P77,P80 to P87,PC0 to PC7,PD0 to PD6, PE0 to PE2
  - Use within recommended operating conditions.
  - Use at DC voltage (current).
  - The +B signal should always be applied with a limiting resistance placed between the +B signal and the microcontroller.
  - The value of the limiting resistance should be set so that when the +B signal is applied, the input current to the microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods.
  - Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input potential may pass through the protective diode and increase the potential at the Vcc pin, and this may affect other devices.
  - Note that if a +B signal is input when the microcontroller power supply is off (not fixed at 0 V), the microcontroller may partially malfunction on power supplied through the +B signal pin.
  - Note that if the +B input is applied during power-on, the power supply voltage may reach a level such that the power-on reset does not function due to the power supplied from the +B signal.
  - Care must be taken not to leave +B input pins open.
  - Note that analog system input/output pins (LCD drive pins, comparator input pins, etc.) cannot accept +B signal inputs.
  - Sample recommended circuit :



WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

Doromotor	Symbol	Din nomo	Conditiono	Value			Unit	Bomarke
Parameter	Symbol	Pin name	Conditions	Min	Тур	Мах	Unit	Remarks
Input leakage current	Iı.	All input pins	Vcc = DVcc = AVcc = 5.5 V, Vss < Vi < Vcc	_		10	μΑ	
Input capacitance 1	Cini	All pins except VCC, VSS, DVCC, DVSS, AVCC, AVSS, C, P70 to P77, P80 to P87		_		15	pF	
Input capacitance 2	CIN2	P70 to P77, P80 to P87		_		45	pF	
Pull-up resistance	Rup	RST		25	50	100	kΩ	
Pull-down resistance	Rdown	MD2	_			100	kΩ	Excluding Flash memory product
General-purpose output "H" voltage	Voh1	All pins except P70 to P77, P80 to P87	Vcc = 4.5 V, Іон = -4.0 mA	Vcc - 0.5		_	v	
Stepping motor output "H" voltage	Voh2	P70 to P77, P80 to P87	Vcc = 4.5 V, Іон = -30.0 mA	V cc - 0.5			V	
General-purpose output "L" voltage	Vol1	All pins except P70 to P77, P80 to P87	$V_{CC} = 4.5 \text{ V},$ $I_{OL} = 4.0 \text{ mA}$	_		0.4	V	
Stepping motor output "L" voltage	Vol2	P70 to P77, P80 to P87	Vcc = 4.5 V, Io∟ = 30.0 mA		_	0.55	V	
Stepping motor output phase variation "H"	ΔVон	PWM1Pn, PWM1Mn, PWM2Pn, PWM2Mn, n = 0 to 3	$V_{CC} = 4.5 V,$ $I_{OH} = -30.0 mA,$ maximum deviation $V_{OH2}$			90	mV	
Stepping motor output phase variation "L"	$\Delta V$ ol	PWM1Pn, PWM1Mn, PWM2Pn, PWM2Mn, n = 0  to  3	$V_{CC} = 4.5 \text{ V},$ $I_{OL} = 30.0 \text{ mA},$ maximum deviation $V_{OH2}$			90	mV	
		Between V0 and V1,		50	100	200	kΩ	Evaluation product
LCD Internal divider resistance	Rlcd	Between V1 and V2, Between V2 and V3	_	8.75	12.5	17.0	kΩ	Flash memory product

(Vcc = 5.0 V  $\pm 10\%$ , Vss = DVss = AVss = 0.0 V, T<sub>A</sub> = -40 °C to +105 °C)









### • Bit setting: ESCR0/1/2/3:SCES=1, ECCR0/1/2/3:SCDE=1

(Vcc = 5.0 V $\pm$ 10%, Vss = AVss = 0.0 V, T<sub>A</sub> = -40 °C to +105 °C)

Baramotor	Symbol	Din nomo	Conditions	Va	Unit		
Faiaillelei	Symbol	Fill lidine	Conditions	Min	Max	Onit	
Serial clock cycle time	tscyc	SCK0 to SCK3		5 tcp	_	ns	
SCK $\downarrow \rightarrow$ SOT delay time	ts∟ovi	SCK0 to SCK3, SOT0 to SOT3	Internal shift clock	- 50	+ 50	ns	
Valid SIN $ ightarrow$ SCK $\downarrow$	tivshi	SCK0 to SCK3,	mode output pin $C_{L} = 80 \text{ pF} + 1\text{TTL}$	t <sub>CP</sub> + 80		ns	
SCK $\uparrow \rightarrow$ valid SIN hold time	tshixi	SIN0 to SIN3		0	_	ns	
$SOT  o SCK \uparrow delay$ time	tsovнı	SCK0 to SCK3, SOT0 to SOT3		3 tcp - 70		ns	

Notes : • Depending on the machine clock frequency to be used, the maximum baud rate may be limited by some parameters. These parameters are shown in "MB90920 series hardware manual".

• CL is the load capacitance connected to the pin during testing.

• tcp is the internal operating clock cycle time. Refer to " (1) Clock timing".



Parameter	Conditions	Value			Unit	Pomorko
		Min	Тур	Мах	Unit	neillaiks
Sector erase time	T <sub>A</sub> = + 25 °C V <sub>CC</sub> = 5.0 V	_	0.9	3.6	S	Excludes pre-programming before erase
Word (16-bit width) programming time			23	370	μs	Excludes system-level overhead
Chip programming time	$T_A = +25 \ ^{\circ}C,$ $V_{CC} = 5.0 \ V$	_	3.4	55	S	
Erase/program cycle	—	10000		—	cycle	
Flash memory data retention time	Average T <sub>A</sub> = + 85 °C	20	_		year	*

## 6. Flash Memory Program/Erase Characteristics

\* : This value is calculated from the results of evaluating the reliability of the technology (using Arrhenius equation to translate high temperature measurements into normalized value at + 85 °C).

## FUJITSU SEMICONDUCTOR LIMITED

Nomura Fudosan Shin-yokohama Bldg. 10-23, Shin-yokohama 2-Chome, Kohoku-ku Yokohama Kanagawa 222-0033, Japan Tel: +81-45-415-5858 http://jp.fujitsu.com/fsl/en/

For further information please contact:

#### North and South America

FUJITSU SEMICONDUCTOR AMERICA, INC. 1250 E. Arques Avenue, M/S 333 Sunnyvale, CA 94085-5401, U.S.A. Tel: +1-408-737-5600 Fax: +1-408-737-5999 http://us.fujitsu.com/micro/

#### Europe

FUJITSU SEMICONDUCTOR EUROPE GmbH Pittlerstrasse 47, 63225 Langen, Germany Tel: +49-6103-690-0 Fax: +49-6103-690-122 http://emea.fujitsu.com/semiconductor/

#### Korea

FUJITSU SEMICONDUCTOR KOREA LTD. 206 Kosmo Tower Building, 1002 Daechi-Dong, Gangnam-Gu, Seoul 135-280, Republic of Korea Tel: +82-2-3484-7100 Fax: +82-2-3484-7111 http://kr.fujitsu.com/fmk/

#### Asia Pacific

FUJITSU SEMICONDUCTOR ASIA PTE. LTD. 151 Lorong Chuan, #05-08 New Tech Park 556741 Singapore Tel : +65-6281-0770 Fax : +65-6281-0220 http://www.fujitsu.com/sg/services/micro/semiconductor/

FUJITSU SEMICONDUCTOR SHANGHAI CO., LTD. Rm. 3102, Bund Center, No.222 Yan An Road (E), Shanghai 200002, China Tel : +86-21-6146-3688 Fax : +86-21-6335-1605 http://cn.fujitsu.com/fss/

FUJITSU SEMICONDUCTOR PACIFIC ASIA LTD. 10/F., World Commerce Centre, 11 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel : +852-2377-0226 Fax : +852-2376-3269 http://cn.fujitsu.com/fsp/

Specifications are subject to change without notice. For further information please contact each office.

#### All Rights Reserved.

The contents of this document are subject to change without notice.

Customers are advised to consult with sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of FUJITSU SEMICONDUCTOR device; FUJITSU SEMICONDUCTOR does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information.

FUJITSU SEMICONDUCTOR assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of FUJITSU SEMICONDUCTOR or any third party or does FUJITSU SEMICONDUCTOR warrant non-infringement of any third-party's intellectual property right or other right by using such information. FUJITSU SEMICONDUCTOR assumes no liability for any infringement of the intellectual property rights or other rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that FUJITSU SEMICONDUCTOR will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

Exportation/release of any products described in this document may require necessary procedures in accordance with the regulations of the Foreign Exchange and Foreign Trade Control Law of Japan and/or US export control laws.

The company names and brand names herein are the trademarks or registered trademarks of their respective owners.