

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Obsolete
F ² MC-16LX
16-Bit
32MHz
CANbus, LINbus, UART/USART
LCD, LVD, POR, PWM, WDT
93
256KB (256K x 8)
Mask ROM
-
10K x 8
4V ~ 5.5V
A/D 8x8/10b
External
-40°C ~ 105°C (TA)
Surface Mount
120-LQFP
120-LQFP (16x16)
https://www.e-xfl.com/product-detail/infineon-technologies/mb90922ncspmc-gs-137e1

16-bit Microcontroller

CMOS

F²MC-16LX MB90920 Series

MB90F922NC/F922NCS/922NCS/F923NC/F923NCS/MB90F924NC/F924NCS/V920-101/V920-102

■ DESCRIPTION

The MB90920 series is a family of general-purpose FUJITSU SEMICONDUCTOR 16-bit microcontrollers designed for applications such as vehicle instrument panel control.

The instruction set retains the AT architecture from the F²MC-8L and F²MC-16LX families, with further refinements including high-level language instructions, extended addressing modes, improved multiplication and division operations (signed), and bit processing. In addition, long word processing is made possible by the inclusion of a built-in 32-bit accumulator.

Note: F²MC is the abbreviation of FUJITSU Flexible Microcontroller.

■ FEATURES

Clock

Built-in PLL clock frequency multiplication circuit.

Selection of machine clocks (PLL clocks) is allowed among frequency division by two on oscillation clock, and multiplication of 1 to 8 times of oscillation clock (for 4 MHz oscillation clock, 4 MHz to 32 MHz).

Operation by sub clock (up to 50 kHz: 100 kHz oscillation clock divided by two) is allowed.

• 16-bit input capture (8 channels)

Detects rising, falling, or both edges.

16-bit capture register \times 8

The value of a 16-bit free-run timer counter is latched upon detection of an edge input to pin and an interrupt request is generated.

(Continued)

For the information for microcontroller supports, see the following web site.

This web site includes the "Customer Design Review Supplement" which provides the latest cautions on system development and the minimal requirements to be checked to prevent problems before the system development.

http://edevice.fujitsu.com/micom/en-support/



(Continued)

• 16-bit reload timer (4 channels)

16-bit reload timer operation (select toggle output or one-shot output)

Selectable event count function

• Real time watch timer (main clock)

Operates directly from oscillator clock.

Interrupt can be generated by second/minute/hour/date counter overflow.

• PPG timer (6 channels)

Output pins (3 channels), external trigger input pin (1 channel)

Operation clock frequencies: fcp, fcp/22, fcp/24, fcp/26

Delay interrupt

Generates interrupt for task switching.

Interrupts to CPU can be generated/cleared by software setting.

• External interrupts (8 channels)

8-channel independent operation

Interrupt source setting available: "L" to "H" edge/ "H" to "L" edge/ "L" level/ "H" level.

• 8/10-bit A/D converter (8 channels)

Conversion time : $3 \mu s$ (at $f_{CP} = 32 \text{ MHz}$)

External trigger activation available (P50/INT0/ADTG)

Internal timer activation available (16-bit reload timer 1)

• UART(LIN/SCI) (4 channels)

Equipped with full duplex double buffer

Clock-asynchronous or clock-synchronous serial transfer is available

• CAN interface (4 channels: CAN0 and CAN2, and CAN1 and CAN3 share transmission and reception pins, and interrupt control registers).

Conforms to CAN specifications version 2.0 Part A and B.

Automatic resend in case of error.

Automatic transfer in response to remote frame.

16 prioritized message buffers for data and ID

Multiple message support

Flexible configuration for receive filter: Full bit compare/full bit mask/two partial bit masks

Supports up to 1 Mbps

CAN wakeup function (RX connected to INT0 internally)

• LCD controller/driver (32 segment x 4 common)

Segment driver and command driver with direct LCD panel (display) drive capability

• Reset on detection of low voltage/program loop

Automatic reset when low voltage is detected

Program looping detection function

Stepping motor controller (4 channels)

High current output for each channel × 4

Synchronized 8/10-bit PWM for each channel × 2

• Sound generator (2 channels)

8-bit PWM signal mixed with tone frequency from 8-bit reload counter.

PWM frequencies: 125 kHz, 62.5 kHz, 31.2 kHz, 15.6 kHz (at fcp = 32 MHz)

Tone frequencies: PWM frequency /2/, divided by (reload frequency +1)

· Input/output ports

General-purpose input/output port (CMOS output) 93 ports

• Function for port input level selection

Automotive/CMOS-Schmitt

• Flash memory security function

Protects the contents of Flash memory (Flash memory product only)

■ PRODUCT LINEUP

Type	Part number	MB90	MB90	MB90	MB90	MB90	MB90	MB90	MB90	MB90			
Flash memory product	Parameter	F922NC	F922NCS	F923NC	F923NCS	F924NC	F924NCS	922NCS	V920-101	V920-102			
PLL clock multiplier circuit (× 1, × 2, × 3, × 4, × 8, 1/2 when PLL stopped)	Туре		Flash memory product ROM Evaluation product										
Minimum instruction execution time 31.25 ns (with 4 MHz oscillation clock × 8)	CPU				F ² N	IC-16LX C	PU						
ROM	System clock			•	•					,			
ROM	Sub clock pins (X0A, X1A)	Yes	No	Yes	No	Yes	No	No	No	Yes			
No No No No No No No No	ROM		-		-		-		Exte	ernal			
CD controller 32 segment × 4 common	RAM	10 K	bytes	16 K	(bytes	24 K	bytes		30 K	bytes			
LIN-UART CAN interface 4 channels 16-bit input capture 16-bit free-run timer Real time watch timer 16-bit PPG timer External interrupt 8 channels 8/10-bit 8/10-bit A/D converter LOW-voltage/ CPU operating detection reset Stepping motor controller Sound generator Flash memory security Operating voltage 4 channels UART (LIN/SCI) 4 channels 4 channels 4 channels 4 channels 8 channels No No 4 channels	I/O port	91 ports	93 ports	91 ports	93 ports	91 ports	93 ports	93 ports	93 ports	91 ports			
CAN interface 4 channels 16-bit input capture 8 channels 16-bit reload timer 4 channels 16-bit free-run timer 1 channel Real time watch timer 6 channels External interrupt 8 channels 8/10-bit A/D converter Low-voltage/ CPU operating detection reset Stepping motor controller Sound generator Sound generator Sound generator Yes CPU operating woltage 4 channels Flash memory security Yes — Operating voltage 4 channels 4 channels — 4 channels	LCD controller				32 segr	$nent \times 4c$	ommon						
16-bit input capture 16-bit reload timer 16-bit free-run timer 16-bit free-run timer 1	LIN-UART		UART (LIN/SCI) 4 channels										
input capture 16-bit reload timer 16-bit free-run timer Real time watch timer 16-bit PPG timer External interrupt 8 channels 8/10-bit A/D converter Low-voltage/ CPU operating detection reset Stepping motor controller Sound generator Flash memory security Operating voltage 4 channels 8 channels 8 channels A channels No 4 channels	CAN interface		4 channels										
reload timer 16-bit free-run timer Real time watch timer 16-bit PPG timer External interrupt 8 channels 8/10-bit A/D converter Low-voltage/ CPU operating detection reset Stepping motor controller Sound generator Flash memory security Operating voltage 4 channels 4 channels 4 channels	16-bit input capture		8 channels										
timer Real time watch timer 1 channel 2 channels 1 channels 1 channel 2 channels 1 channel 1 channel 1 channel 1 channel 2 channels 1 channels 1 channel 1 channels 1 channe	16-bit reload timer		4 channels										
timer 1 channel 16-bit PPG timer 6 channels External interrupt 8 channels 8/10-bit A/D converter Low-voltage/ CPU operating detection reset Stepping motor controller Sound generator Flash memory security Operating voltage 4.0 V to 5.5 V 4.5 V to 5.5 V	16-bit free-run timer					1 channel							
External interrupt 8 channels 8/10-bit A/D converter Low-voltage/ CPU operating detection reset Stepping motor controller Sound generator Flash memory security Operating voltage 4 channels 4 channels	Real time watch timer					1 channel							
8/10-bit A/D converter Low-voltage/ CPU operating detection reset Stepping motor controller Sound generator Flash memory security Operating voltage 4.0 V to 5.5 V 8 channels No 4 channels	16-bit PPG timer				(6 channels	6						
A/D converter Low-voltage/ CPU operating detection reset Stepping motor controller Sound generator Flash memory security Operating voltage 4.0 V to 5.5 V AND converter 8 channels No No 4 channels 2 channels — 4.5 V to 5.5 V	External interrupt				8	3 channels	3						
CPU operating detection reset Stepping motor controller Sound generator Flash memory security Operating voltage Yes No 4 channels 2 channels — 4.0 V to 5.5 V No 4 channels	8/10-bit A/D converter				8	3 channels	3						
Sound generator Flash memory security Operating voltage 4 channels 2 channels — 4.5 V to 5.5 V	Low-voltage/ CPU operating detection reset		Yes No										
Flash memory security Operating voltage 4.0 V to 5.5 V 4.5 V to 5.5 V	Stepping motor controller		4 channels										
Operating voltage 4.0 V to 5.5 V 4.5 V to 5.5 V	Sound generator		2 channels										
voltage 4.0 v to 5.5 v 4.5 v to 5.5 v	Flash memory security		Yes —										
Package LQFP-120 PGA-299	Operating voltage			4.	.0 V to 5.5 \	/			4.5 V t	o 5.5 V			
	Package				LQFP-120				PGA	\-299			

■ I/O CIRCUIT TYPE

Туре	Circuit	Remarks
A	Standby control signal	Oscillation circuit High-speed oscillation feedback resistance: approx. 1 MΩ (Flash memory product/MASK ROM product/Evaluation product)
В	Standby control signal	Oscillation circuit Low-speed oscillation feedback resistance : approx. 10 MΩ
С	Pull-up resistor CMOS hysteresis input	 Input-only pin (with pull-up resistance) Attached pull-up resistor: approx. 50 kΩ CMOS hysteresis input (VIH/VIL = 0.8 Vcc/0.2 Vcc)
D	CMOS hysteresis input	Input-only pin • CMOS hysteresis input (VIH/VIL = 0.8 Vcc/0.2 Vcc) Note: The MD2 pin of the Flash memory products uses this circuit type.

Туре	Circuit	Remarks
Н	P-ch Pout N-ch Nout Analog input CMOS hysteresis input Standby control signal or analog input enable signal Automotive input Standby control signal or analog input enable signal	A/D converter input common general-purpose port • CMOS output (IoH/IoL = ± 4 mA) • CMOS hysteresis input (VH/VIL = 0.8 Vcc/0.2 Vcc) • Automotive input (VH/VIL = 0.8 Vcc/0.5 Vcc)
I	P-ch Pout Nout CMOS hysteresis input Standby control signal Automotive input Standby control signal	General-purpose port CMOS output (IoH/IoL = ± 4 mA) CMOS hysteresis input (VIH/VIL = 0.8 Vcc/0.2 Vcc) Automotive input (VIH/VIL = 0.8 Vcc/0.5 Vcc)
J	P-ch Nout CMOS hysteresis input Standby control signal Automotive input Standby control signal CMOS input (SIN) Standby control signal	General-purpose port (serial input) • CMOS output (IoH/IoL = ± 4 mA) • CMOS hysteresis input (VIH/VIL = 0.8 Vcc/0.2 Vcc) • CMOS input (SIN) (VIH/VIL = 0.7 Vcc/0.3 Vcc) • Automotive input (VIH/VIL = 0.8 Vcc/0.5 Vcc)

· Notes on operating in PLL clock mode

On this microcontroller, if in case the crystal oscillator breaks off or an external reference clock input stops while the PLL clock mode is selected, a self-oscillator circuit contained in the PLL may continue its operation at its self-running frequency. However, FUJITSU SEMICONDUCTOR will not guarantee results of operations if such failure occurs.

Crystal oscillator circuit


Noise around the X0/X1, or X0A/X1A pins may cause this device to operate abnormally. In the interest of stable operation it is strongly recommended that printed circuit artwork places ground bypass capacitors as close as possible to the X0/X1, X0A/X1A and crystal oscillator (or ceramic oscillator) and that oscillator lines do not cross the lines of other circuits.

Please ask each crystal maker to evaluate the oscillational characteristics of the crystal and this device.

· Power supply pins

Devices including multiple VCC or VSS pins are designed such that pins that need to be at the same potential are interconnected internally to prevent malfunctions such as latch-up. To reduce unnecessary radiation, prevent malfunctioning of the strobe signal due to the rise of ground level, and observe the standard for total output current, be sure to connect the VCC and VSS pins to the power supply and ground externally.

Always connect all of the VCC pins to the same potential and all of the VSS pins to ground as shown in the following diagram. The device will not operate correctly if multiple VCC or VSS pins are connected to different voltages, even if those voltages are within the guaranteed operating ranges.




In addition, care must be given to connecting the VCC and VSS pins of this device to the current supply source with as low impedance as possible. It is recommended that a 1.0 μ F bypass capacitor be connected between the VCC and VSS pins as close to the pins as possible.


Sequence for connecting the A/D converter power supply and analog inputs

The A/D converter power supply (AVcc, AVRH) and analog inputs (AN0 to AN7) must be applied after the digital power supply (Vcc) is switched on. When turning the power off, the A/D converter power supply and analog inputs must be disconnected before the digital power supply is switched off (Vcc). Ensure that AVRH does not exceed AVcc during either power-on or power-off. Even when pins which double as analog input pins are used as input ports, be sure that the input voltage does not exceed AVcc (turning on/off the analog and digital power supplies simultaneously is acceptable).

■ BLOCK DIAGRAM



■ MEMORY MAP



Parts No.	ROM (Flash) capacitance	RAM capacitance	Address #1	Address #2	Address #3
MB90F922NC/F922NCS/922NCS	256 Kbytes	10 Kbytes	FC0000н	004000н	002900н
MB90F923NC/F923NCS	384 Kbytes	16 Kbytes	FA0000 _H	004А00н	003700н
MB90F924NC/F924NCS	512 Kbytes	24 Kbytes	F80000н	006А00н	003700н

^{*:} Evaluation products do not contain internal ROM. Treat this address as the ROM decode area used by the tools.

Note: To select models without the ROM mirror function, refer to the "ROM Mirror Function Selection Module" in Hardware Manual. The image of the ROM data in the FF bank appears at the top of the 00 bank, in order to enable efficient use of small C compiler models. The lower 16-bits of the FF bank addresses are allocated to the same addresses as the lower 16-bits of the 00 bank, making it possible to reference tables in ROM without declaring the "far" modifier with the pointers. For example, when an access is made to the address 00C000H, the actual address to be accessed is FFC000H in ROM. Because the size of the FF bank ROM area exceeds 32 Kbytes, it is not possible to view the entire region in the 00 bank image. Therefore because the ROM data from FF8000H to FFFFFFH appears in the image from 008000H to 00FFFFH, it is recommended that ROM data tables be stored in the area from FF8000H to FFFFFFH.

Address	Register name	Symbol	Read/write	Resource name	Initial value
000024н		00010	R/W		XXXXXXXXB
000025н	Compare clear register	CPCLR	R/W		XXXXXXXXB
000026н	Time and data was sisten.	TODT	R/W	16-bit	00000000в
000027н	Timer data register	TCDT	R/W	free-run timer	00000000в
000028н	Lower timer control status register	TCCSL	R/W		00000000в
000029н	Higher timer control status register	TCCSH	R/W		01-00000в
00002Ан	Lower PPG0 control status register	PCNTL0	R/W	16 hit DDC0	00000000в
00002Вн	Higher PPG0 control status register	PCNTH0	R/W	16-bit PPG0	0000001в
00002Сн	Lower PPG1 control status register	PCNTL1	R/W	16 hit DDC1	00000000в
00002Dн	Higher PPG1 control status register	PCNTH1	R/W	16-bit PPG1	0000001в
00002Ен	Lower PPG2 control status register	PCNTL2	R/W	16 hit DDC0	0000000В
00002Fн	Higher PPG2 control status register	PCNTH2	R/W	16-bit PPG2	0000001в
000030н	External interrupt enable	ENIR	R/W		00000000в
000031н	External interrupt request	EIRR	R/W	External interrupt	00000000в
000032н	Lower external interrupt level	ELVRL	R/W	External interrupt	00000000в
000033н	Higher external interrupt level	ELVRH	R/W		00000000в
000034н	Serial mode register 0	SMR0	R/W, W		00000000в
000035н	Serial control register 0	SCR0	R/W, W		0000000В
000036н	Reception/transmission data register 1	RDR0/ TDR0	R/W		0000000В
000037н	Serial status register 0	SSR0	R/W, R	UART	00001000в
000038н	Extended communication control register 0	ECCR0	R/W, R	(LIN/SCI) 0	000000XXB
000039н	Extended status control register 0	ESCR0	R/W		00000100в
00003Ан	Baud rate generator register 00	BGR00	R/W		0000000В
00003Вн	Baud rate generator register 01	BGR01	R/W, R		0000000В
00003Сн to 00003Fн		(Disab	led)		
000040н to 00004Fн	Area reserved for CAN C	ontroller 0. R	efer to " ■ CA	IN CONTROLLERS"	
000050н	Lower timer control status register 0	TMCSR0L	R/W		0000000В
000051н	Higher timer control status register 0	TMCSR0H	R/W	16-bit reload timer	ХХХ10000в
000052н	TMR0/		DAM	0	XXXXXXXXB
000053н	Timer register 0/reload register 0	TMRLR0	R/W		XXXXXXXXB

Address	Register name	Symbol	Read/write	Resource name	Initial value
0000Д4н	Lower timer control status register 2	TMCSR2L	R/W	16-bit	0000000В
0000Д5н	Higher timer control status register 2	TMCSR2H	R/W	reload timer 2	XXX10000 _B
0000Д6н	Lower timer control status register 3	TMCSR3L	R/W	16-bit	0000000В
0000D7н	Higher timer control status register 3	TMCSR3H	R/W	reload timer 3	XXX10000 _B
0000Д8н	Lower sound control register 1	SGCRL1	R/W	Cound generator 1	0000000В
0000D9н	Higher sound control register 1	SGCRH1	R/W	Sound generator 1	0XXXX100 _B
0000Дн	Lower PPG3 control status register	PCNTL3	R/W	16-bit PPG3	0000000В
0000ДВн	Higher PPG3 control status register	PCNTH3	R/W	16-bit PPG3	0000001в
0000DСн	Lower PPG4 control status register	PCNTL4	R/W	16-bit PPG4	0000000В
0000DDн	Higher PPG4 control status register	PCNTH4	R/W	16-bit PPG4	0000001в
0000ДЕн	Lower PPG5 control status register	PCNTL5	R/W	16-bit PPG5	0000000В
0000DFн	Higher PPG5 control status register	PCNTH5	R/W	10-bit FFG5	0000001в
0000Е0н	Serial mode register 2	SMR2	R/W, W		0000000В
0000Е1н	Serial control register 2	SCR2	R/W, W		0000000В
0000Е2н	Reception/transmission data register 2	RDR2/ TDR2	R/W		0000000В
0000ЕЗн	Serial status register 2	SSR2	R/W, R	UART	00001000в
0000Е4н	Extended communication control register 2	ECCR2	R/W, R	(LIN/SCI) 2	000000XXB
0000Е5н	Extended status control register 2	ESCR2	R/W		00000100в
0000Е6н	Baud rate generator register 20	BGR20	R/W		0000000В
0000Е7н	Baud rate generator register 21	BGR21	R/W, R		0000000В
0000Е8н	Serial mode register 3	SMR3	R/W, W		0000000В
0000Е9н	Serial control register 3	SCR3	R/W, W		0000000В
0000ЕАн	Reception/transmission data register 3	RDR3/ TDR3	R/W		0000000В
0000ЕВн	Serial status register 3	SSR3	R/W, R	UART	00001000в
0000ЕСн	Extended communication control register 3	ECCR3	R/W, R	(LIN/SCI) 3	000000XXB
0000ЕДн	Extended status control register 3	ESCR3	R/W		00000100в
0000ЕЕн	Baud rate generator register 30	BGR30	R/W		0000000В
0000EFн	Baud rate generator register 31	BGR31	R/W, R		0000000В
001FF0н	Program address detection register 0	PADR0	R/W		XXXXXXX
001FF1н	Program address detection register 1	PADR0	R/W		XXXXXXX
001FF2н	Program address detection register 2	PADR0	R/W	Address match	XXXXXXX
001FF3н	Program address detection register 3	PADR1	R/W	detection	XXXXXXX
001FF4н	Program address detection register 4	PADR1	R/W		XXXXXXX
001FF5н	Program address detection register 5	PADR1	R/W		XXXXXXXXB

Address	Register name	Symbol	Read/write	Resource name	Initial value
003970н		,			•
to 003973⊦		(Disab	iled)		
003974н	Frequency data register 1	SGFR1	R/W		XXXXXXXX
003975н	Amplitude data register 1	SGAR1	R/W		0000000
003976н	Decrement grade register 1	SGDR1	R/W	Sound generator 1	XXXXXXXX
003977н	Tone count register 1	SGTR1	R/W		XXXXXXXX
003978н		-	•		•
to 00397Fн		(Disab	led)		
003980н	DWM1 compare register 0	PWC10	R/W		XXXXXXX
003981н	PWM1 compare register 0	PWCIO	IT/VV		XXXXXXX
003982н	PWM2 compare register 0	PWC20	R/W	Stepping motor	XXXXXXX
003983н	1 P WWW.2 Compare register 0	FWC20	Π/ ۷۷	controller 0	XXXXXXX
003984н	PWM1 select register 0	PWS10	R/W		0000000В
003985н	PWM2 select register 0	PWS20	R/W		Х0000000в
003986н, 003987н		(Disab	led)		
003988н	DWM1 compare register 1	PWC11	R/W		XXXXXXX
003989н	PWM1 compare register 1	PWCII	III/ VV		XXXXXXX
00398Ан	PWM2 compare register 1	PWC21	R/W	Stepping motor	XXXXXXXXB
00398Вн	1 WW. Compare register 1	1 WOZ1	1 1/ V V	controller 1	XXXXXXXXB
00398Сн	PWM1 select register 1	PWS11	R/W		0000000В
00398Dн	PWM2 select register 1	PWS21	R/W		Х0000000в
00398Ен, 00398Fн		(Disab	led)		
003990н	PWM1 compare register 2	PWC12	R/W		XXXXXXX
003991н	PWWIT compare register 2	PWC12	IT/VV		XXXXXXX
003992н	PWM2 compare register 2	PWC22	R/W	Stepping motor	XXXXXXX
003993н	r Wiviz Compare register z	FWCZZ	I	controller 2	XXXXXXXXB
003994н	PWM1 select register 2	PWS12	R/W		0000000В
003995н	PWM2 select register 2	PWS22	R/W		Х000000В
003996н, 003997н		(Disab	led)		


	Add	ress		Register	Abbre-	Access	Initial Value
CAN0	CAN1	CAN2	CAN3	negistei	viation	ACCESS	miliai value
003А40н	003В40н	003740н	003840н				XXXXXXXXB
003А41н	003В41н	003741н	003841н	ID register 8	IDR8	R/W	XXXXXXX
003А42н	003В42н	003742н	003842н	To register o	IDITO	1 1/ V V	XXXXX _B
003А43н	003В43н	003743н	003843н				XXXXXXX
003А44н	003В44н	003744н	003844н				XXXXXXXXB
003А45н	003В45н	003745н	003845н	ID register 9	IDR9	R/W	XXXXXXXXB
003А46н	003В46н	003746н	003846н	Tib Togistor o	15110	1000	XXXXX _B
003А47н	003В47н	003747н	003847н				XXXXXXX
003А48н	003В48н	003748н	003848н				XXXXXXXXB
003А49н	003В49н	003749н	003849н	ID register 10	IDR10	R/W	XXXXXXX
003А4Ан	003В4Ан	00374Ан	00384Ан	Tib regioter re	151110	1000	XXXXXB
003А4Вн	003В4Вн	00374Вн	00384Вн				XXXXXXX
003А4Сн	003В4Сн	00374Сн	00384Сн				XXXXXXXXB
003А4Dн	003В4Он	00374Dн	00384Dн	ID register 11	IDR11	R/W	XXXXXXX
003А4Ен	003В4Ен	00374Ен	00384Ен	in a regional in			ХХХХХв
003А4Гн	003В4Гн	00374Fн	00384Fн				XXXXXXX
003А50н	003В50н	003750н	003850н				XXXXXXXXB
003А51н	003В51н	003751н	003851н	ID register 12	IDR12	R/W	XXXXXXX
003А52н	003В52н	003752н	003852н				XXXXXB
003А5Зн	003В53н	003753н	003853н				XXXXXXX
003А54н	003В54н	003754н	003854н				XXXXXXXXB
003А55н	003В55н	003755н	003855н	ID register 13	IDR13	R/W	XXXXXXX
003А56н	003В56н	003756н	003856н				XXXXXB
003А57н	003В57н	003757н	003857н				XXXXXXX
003А58н	003В58н	003758н	003858н				XXXXXXXXB
003А59н	003В59н	003759н	003859н	ID register 14	IDR14	R/W	XXXXXXX
003А5Ан	003В5Ан	00375Ан	00385Ан				XXXXXB
003А5Вн	003В5Вн	00375Вн	00385Вн				XXXXXXX
003А5Сн	003В5Сн	00375Сн	00385Сн		IDR15 R/W	XXXXXXXX _B	
003А5Дн	003B5Dн	00375Dн	00385Dн	ID register 15		DR15 R/W	XXXXXXX
003А5Ен	003В5Ен	00375Ен	00385Ен				XXXXXB
003А5Гн	003В5Гн	00375Fн	00385Fн				XXXXXXX

2. Recommended Operating Conditions

(Vss = DVss = AVss = 0.0 V)

Parameter	Symbol	Val	ue	Unit	Remarks
Farameter	Syllibol	Min	Max	Oilit	nemarks
Power supply	Vcc	4.0	5.5	V	The low voltage detection reset operates when the power supply voltage reaches 4.2 V \pm 0.2 V.
voltage	AVcc DVcc	4.4	5.5	V	Maintain stop operation status The low voltage detection reset operates when the power supply voltage reaches 4.2 V \pm 0.2 V.
Smoothing capacitor*	Cs	0.1	1.0	μF	Use a ceramic capacitor or other capacitor of equivalent frequency characteristics. Use a capacitor with a capacitance greater than this capacitor as the bypass capacitor for the Vcc pin.
Operating temperature	Та	- 40	+ 105	°C	

^{*:} Refer to the following diagram for details on the connection of the smoothing capacitor Cs.



WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

> Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.

(Vcc = 5.0 V $\pm 10\%$, Vss = DVss = AVss = 0.0 V, T_A = -40 °C to +105 °C)

Davamatav	Ole ed	Din nome	O a maliki a ma	V	alue		11	Domorko
Parameter	Symbol	Pin name	Conditions	Min	Тур	Max	Unit	Remarks
Input leakage current	lı∟	All input pins	Vcc = DVcc = AVcc = 5.5 V, Vss < V _I < Vcc	_		10	μΑ	
Input capacitance 1	Cin1	All pins except VCC, VSS, DVCC, DVSS, AVCC, AVSS, C, P70 to P77, P80 to P87	_	_	_	15	pF	
Input capacitance 2	C _{IN2}	P70 to P77, P80 to P87	_	_		45	pF	
Pull-up resistance	Rup	RST	_	25	50	100	kΩ	
Pull-down resistance	Roown	MD2	_	_	_	100	kΩ	Excluding Flash memory product
General-purpose output "H" voltage	Vон1	All pins except P70 to P77, P80 to P87	Vcc = 4.5 V, Іон = -4.0 mA	Vcc - 0.5			V	
Stepping motor output "H" voltage	V _{OH2}	P70 to P77, P80 to P87	$V_{CC} = 4.5 \text{ V},$ $I_{OH} = -30.0 \text{ mA}$	Vcc - 0.5	_	_	٧	
General-purpose output "L" voltage	V _{OL1}	All pins except P70 to P77, P80 to P87	Vcc = 4.5 V, IoL = 4.0 mA	_		0.4	V	
Stepping motor output "L" voltage	V _{OL2}	P70 to P77, P80 to P87	Vcc = 4.5 V, loL = 30.0 mA	_	_	0.55	V	
Stepping motor output phase variation "H"	ΔVон	PWM1Pn, PWM1Mn, PWM2Pn, PWM2Mn, n = 0 to 3	Vcc = 4.5 V, Iон = -30.0 mA, maximum deviation Vон2	_	_	90	mV	
Stepping motor output phase variation "L"	ΔVoL	PWM1Pn, PWM1Mn, PWM2Pn, PWM2Mn, n = 0 to 3	Vcc = 4.5 V, IoL = 30.0 mA, maximum deviation VoH2	_	_	90	mV	
Lopiu		Between V0 and V1,		50	100	200	kΩ	Evaluation product
LCD internal divider resistance	RLCD Between V1 and V2, Between V2 and V3		_	8.75	12.5	17.0	kΩ	Flash memory product

4. AC Characteristics

(1) Clock timing

(Vcc = 5.0 V $\pm 10\%$, Vss = DVss = AVss = 0.0 V, Ta = -40 °C to +105 °C)

Doromotor	Symbol Pin name Condi-			Unit	Remarks			
Parameter	Symbol	Pinname	tions	Min	Тур	Max	Unit	nemarks
				3	_	16	MHz	1/2 (PLL stopped) When using the oscillator circuit
				3	_	32	MHz	1/2 (PLL stopped) When using an external clock
Ola ala fua accessa	Fc	X0, X1		4		32	MHz	PLL multiplied by 1
Clock frequency				3	_	16	MHz	PLL multiplied by 2
				3	_	10.7	MHz	PLL multiplied by 3
				3	_	8	MHz	PLL multiplied by 4
				3		5.33	MHz	PLL multiplied by 6
				3		4	MHz	PLL multiplied by 8
	FLC	X0A, X1A			32.768	_	kHz	
	tcyL	X0, X1		62.5		333	ns	When using an oscillator
Clock cycle time				31.25		333	ns	External clock input
	tlcyl	X0A, X1A			30.5	_	μs	
Input clock pulse width	Pwh, Pwl	X0		5	_	_	ns	Use duty ratio of $50\% \pm 3\%$ as a guideline
Width	Pwlh, Pwll	X0A		_	15.2	_	μs	
Input clock rise and fall time	tcr, tcf	X0				5	ns	When using an external clock signal
Internal operating	Fcp	_		1.5	_	32	MHz	Using main clock (PLL clock)
clock frequency	FLCP	_		_	8.192	_	kHz	Using sub clock
Internal operating clock cycle time	tcp	_		31.25	_	666	ns	Using main clock (PLL clock)
Clock Cycle tille	t LCP	_			122.1		μs	Using sub clock

5. A/D Converter

(1) Electrical Characteristics

(Vcc = AVcc = AVRH = 4.0 V to 5.5 V, Vss = AVss = 0.0 V, $T_A = -40$ °C to +105 °C)


Parameter	Symbol	Pin name	Value			Unit	Domostro
			Min	Тур	Max	Unit	Remarks
Resolution	_			_	10	bit	
Total error	_	_	- 3.0	_	+ 3.0	LSB	
Non-linear error	_	_	- 2.5	_	+ 2.5	LSB	
Differential linear error	_	_	– 1.9	_	+ 1.9	LSB	
Zero transition voltage	Vот	AN0 to AN7	AVss – 1.5 LSB	AVss + 0.5 LSB	AVss + 2.5 LSB	V	1 LSB = (AVRH – AVss) / 1024
Full scale transition voltage	V _{FST}	AN0 to AN7	AVRH – 3.5 LSB	AVRH – 1.5 LSB	AVRH + 0.5 LSB	V	
Sampling time	tsмр	_	0.4	_	16500	μs	4.5 V ≤ AVcc ≤ 5.5 V
			1.0				4.0 V ≤ AVcc ≤ 4.5 V
Compare time	tсмр	_	0.66			μs	4.5 V ≤ AVcc ≤ 5.5 V
			2.2				4.0 V ≤ AVcc ≤ 4.5 V
A/D conversion time	tcnv	_	1.44		_	μs	*1
Analog port input current	lain	AN0 to AN7	- 0.3	_	+ 10	μА	
Analog input voltage	Vain	AN0 to AN7	0	_	AVRH	V	
Reference voltage	AV+	AVRH	AVss + 2.7	_	AVcc	V	
Power supply current	lΑ	AVcc	_	2.3	6.0	mA	
	Іан		_	_	5	μΑ	*2
Reference voltage supply current	IR	AVRH	_	520	900	μΑ	Vavrh = 5.0 V
	IRH				5	μΑ	*2
Inter-channel variation	_	AN0 to AN7			4	LSB	

^{*1 :} The time per channel (4.5 V \leq AVcc \leq 5.5 V, and internal operating frequency = 32 MHz) .

^{*2 :} Defined as supply current (when $V_{CC} = AV_{CC} = AV_{CC}$

• Notes on the external impedance and sampling time of analog inputs

A/D converter with sample and hold circuit. If the external impedance is too high to keep sufficient sampling time, the analog voltage charged to the internal sample and hold capacitor is insufficient, adversely affecting A/D conversion precision. Therefore, to satisfy the A/D conversion precision standard, consider the relationship between the external impedance and minimum sampling time and either adjust the register value and operating frequency or decrease the external impedance so that the sampling time is longer than the minimum value. If the sampling time is still not sufficient, connect a capacitor of about 0.1 μ F to the analog input pin.



(2) Definition of terms

Resolution : Analog changes that are identifiable by the A/D converter.

Non-Linear error : The deviation of the straight line connecting the zero transition point

("00 0000 0000" \longleftrightarrow "00 0000 0001") with the full-scale transition point ("11 1111 1110" $\leftarrow \rightarrow$ "11 1111 1111") from actual conversion characteristics.


error

Differential linear : The deviation from the ideal value of the input voltage needed to change the output code by


1 LSB.


Total error : The total error is the difference between the actual value and the theoretical value,

and includes zero-transition error/full-scale transition error and linear error.



■ PACKAGE DIMENSION





Please check the latest package dimension at the following URL. http://edevice.fujitsu.com/package/en-search/

FUJITSU SEMICONDUCTOR LIMITED

Nomura Fudosan Shin-yokohama Bldg. 10-23, Shin-yokohama 2-Chome, Kohoku-ku Yokohama Kanagawa 222-0033, Japan

Tel: +81-45-415-5858 http://jp.fujitsu.com/fsl/en/

For further information please contact:

North and South America

FUJITSU SEMICONDUCTOR AMERICA, INC. 1250 E. Arques Avenue, M/S 333 Sunnyvale, CA 94085-5401, U.S.A. Tel: +1-408-737-5600 Fax: +1-408-737-5999 http://us.fujitsu.com/micro/

Europe

FUJITSU SEMICONDUCTOR EUROPE GmbH Pittlerstrasse 47, 63225 Langen, Germany Tel: +49-6103-690-0 Fax: +49-6103-690-122 http://emea.fujitsu.com/semiconductor/

Korea

FUJITSU SEMICONDUCTOR KOREA LTD. 206 Kosmo Tower Building, 1002 Daechi-Dong, Gangnam-Gu, Seoul 135-280, Republic of Korea Tel: +82-2-3484-7100 Fax: +82-2-3484-7111 http://kr.fujitsu.com/fmk/

Asia Pacific

FUJITSU SEMICONDUCTOR ASIA PTE. LTD.
151 Lorong Chuan,
#05-08 New Tech Park 556741 Singapore
Tel: +65-6281-0770 Fax: +65-6281-0220
http://www.fujitsu.com/sg/services/micro/semiconductor/

FUJITSU SEMICONDUCTOR SHANGHAI CO., LTD. Rm. 3102, Bund Center, No.222 Yan An Road (E), Shanghai 200002, China
Tel: +86-21-6146-3688 Fax: +86-21-6335-1605
http://cn.fujitsu.com/fss/

FUJITSU SEMICONDUCTOR PACIFIC ASIA LTD. 10/F., World Commerce Centre, 11 Canton Road, Tsimshatsui, Kowloon, Hong Kong
Tel: +852-2377-0226 Fax: +852-2376-3269

http://cn.fujitsu.com/fsp/

Specifications are subject to change without notice. For further information please contact each office.

All Rights Reserved.

The contents of this document are subject to change without notice.

Customers are advised to consult with sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of FUJITSU SEMICONDUCTOR device; FUJITSU SEMICONDUCTOR does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information.

FUJITSU SEMICONDUCTOR assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of FUJITSU SEMICONDUCTOR or any third party or does FUJITSU SEMICONDUCTOR warrant non-infringement of any third-party's intellectual property right or other right by using such information. FUJITSU SEMICONDUCTOR assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that FUJITSU SEMICONDUCTOR will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

Exportation/release of any products described in this document may require necessary procedures in accordance with the regulations of the Foreign Exchange and Foreign Trade Control Law of Japan and/or US export control laws.

The company names and brand names herein are the trademarks or registered trademarks of their respective owners.

Edited: Sales Promotion Department