

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	F ² MC-16LX
Core Size	16-Bit
Speed	32MHz
Connectivity	CANbus, LINbus, UART/USART
Peripherals	LCD, LVD, POR, PWM, WDT
Number of I/O	93
Program Memory Size	256KB (256K x 8)
Program Memory Type	Mask ROM
EEPROM Size	-
RAM Size	10K x 8
Voltage - Supply (Vcc/Vdd)	4V ~ 5.5V
Data Converters	A/D 8x8/10b
Oscillator Type	External
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	120-LQFP
Supplier Device Package	120-LQFP (16x16)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb90922ncspmc-gs-139e1

Pin no.	Pin name	I/O circuit type*1	Function
06	PD2		General-purpose I/O port
26	SCK2	- I	UART ch.2 serial clock I/O pin
07	PD3		General-purpose I/O port
27	SIN3	. J	UART ch.3 serial data input pin
00	PD4		General-purpose I/O port
28	SOT3	1	UART ch.3 serial data output pin
20	PD5		General-purpose I/O port
29	SCK3	1	UART ch.3 serial clock I/O pin
30	PD6		General-purpose I/O port
30	TOT2	1	16-bit reload timer ch.2 TOT output pin
56	PE0		General-purpose I/O port
56	TOT3	- 	16-bit reload timer ch.3 TOT output pin
F7	PE1		General-purpose I/O port
57	TIN3	- I	16-bit reload timer ch.3 TIN input pin
64	PE2		General-purpose I/O port
04	SGO1	1	Sound generator ch.1 SGO output pin
62	RSTO	N	Internal reset signal output pin
65, 75, 85	DVCC	_	Power supply input pins dedicated for high current output buffer
66, 76, 86	DVSS	_	Power supply GND pins dedicated for high current output buffer
35	AVCC	_	A/D converter dedicated power supply input pin
38	AVSS	_	A/D converter dedicated power supply GND pin
36	AVRH	_	A/D converter Vref+ input pin. Vref- is fixed to AVSS.
89	MD0	D	Mode setting input pin. Connect to VCC pin.
88	MD1	D	Mode setting input pin. Connect to VCC pin.
87	MD2	D/E*2	Mode setting input pin. Connect to VSS pin.
17	С	_	External capacitor pin. Connect a 0.1 μF capacitor between this pin and the VSS pin.
15, 105	VCC	_	Power supply input pins
16, 47, 106	VSS		GND power supply pins

^{*1 :} For I/O circuit type, refer to "■ I/O CIRCUIT TYPES".

^{*2 :} The I/O circuit type is D for Flash memory products and E for evaluation products.

Serial communication


In serial communication, reception of wrong data may occur due to noise or other causes. Therefore, design a printed circuit board to prevent noise from occurring. Taking account of the reception of wrong data, detect errors by measures such as adding a checksum to the end of data. If an error is detected, retransmit the data.

Characteristic difference between flash device and MASK ROM device


In the flash device and the MASK ROM device, the electrical characteristic including current consumption, ESD, latch-up, the noise characteristic, and oscillation characteristic, etc. is different according to the difference between the chip layout and the memory structure.

Reconfirm the electrical characteristic when the product is replaced by another product of the same series.

■ BLOCK DIAGRAM



■ MEMORY MAP



Parts No.	ROM (Flash) capacitance	RAM capacitance	Address #1	Address #2	Address #3
MB90F922NC/F922NCS/922NCS	256 Kbytes	10 Kbytes	FC0000н	004000н	002900н
MB90F923NC/F923NCS	384 Kbytes	16 Kbytes	FA0000 _H	004А00н	003700н
MB90F924NC/F924NCS	512 Kbytes	24 Kbytes	F80000н	006А00н	003700н

^{*:} Evaluation products do not contain internal ROM. Treat this address as the ROM decode area used by the tools.

Note: To select models without the ROM mirror function, refer to the "ROM Mirror Function Selection Module" in Hardware Manual. The image of the ROM data in the FF bank appears at the top of the 00 bank, in order to enable efficient use of small C compiler models. The lower 16-bits of the FF bank addresses are allocated to the same addresses as the lower 16-bits of the 00 bank, making it possible to reference tables in ROM without declaring the "far" modifier with the pointers. For example, when an access is made to the address 00C000H, the actual address to be accessed is FFC000H in ROM. Because the size of the FF bank ROM area exceeds 32 Kbytes, it is not possible to view the entire region in the 00 bank image. Therefore because the ROM data from FF8000H to FFFFFFH appears in the image from 008000H to 00FFFFH, it is recommended that ROM data tables be stored in the area from FF8000H to FFFFFFH.

Address	Register name	Symbol	Read/write	Resource name	Initial value
000024н		00010	R/W		XXXXXXXXB
000025н	Compare clear register	CPCLR	R/W		XXXXXXXXB
000026н	Time and data was into a	TODT	R/W	16-bit	00000000в
000027н	Timer data register	TCDT	R/W	free-run timer	00000000в
000028н	Lower timer control status register	TCCSL	R/W		00000000в
000029н	Higher timer control status register	TCCSH	R/W		01-00000в
00002Ан	Lower PPG0 control status register	PCNTL0	R/W	16 hit DDC0	00000000в
00002Вн	Higher PPG0 control status register	PCNTH0	R/W	16-bit PPG0	0000001в
00002Сн	Lower PPG1 control status register	PCNTL1	R/W	16 hit DDC1	00000000в
00002Dн	Higher PPG1 control status register	PCNTH1	R/W	16-bit PPG1	0000001в
00002Ен	Lower PPG2 control status register	PCNTL2	R/W	16 hit DDC0	0000000В
00002Fн	Higher PPG2 control status register	PCNTH2	R/W	16-bit PPG2	0000001в
000030н	External interrupt enable	ENIR	R/W		00000000в
000031н	External interrupt request	EIRR	R/W	External interrupt	00000000в
000032н	Lower external interrupt level	ELVRL	R/W	External interrupt	00000000в
000033н	Higher external interrupt level	ELVRH	R/W		00000000в
000034н	Serial mode register 0	SMR0	R/W, W		00000000в
000035н	Serial control register 0	SCR0	R/W, W		0000000В
000036н	Reception/transmission data register 1	RDR0/ TDR0	R/W		0000000В
000037н	Serial status register 0	SSR0	R/W, R	UART	00001000в
000038н	Extended communication control register 0	ECCR0	R/W, R	(LIN/SCI) 0	000000XXB
000039н	Extended status control register 0	ESCR0	R/W		00000100в
00003Ан	Baud rate generator register 00	BGR00	R/W		0000000В
00003Вн	Baud rate generator register 01	BGR01	R/W, R		0000000В
00003Сн to 00003Fн		(Disab	led)		
000040н to 00004Fн	Area reserved for CAN C	ontroller 0. R	efer to " ■ CA	IN CONTROLLERS"	
000050н	Lower timer control status register 0	TMCSR0L	R/W		0000000В
000051н	Higher timer control status register 0	TMCSR0H	R/W	16-bit reload timer	ХХХ10000в
000052н	Timer register 0/relead register 0	TMR0/	DAM	0	XXXXXXXXB
000053н	Timer register 0/reload register 0	TMRLR0	R/W		XXXXXXXXB

Address	Register name	Symbol	Read/write	Resource name	Initial value							
000083н		(Disab	led)		•							
000084н	PWM control register 2	PWC2	R/W	Stepping motor controller 2	000000Х0в							
000085н	(Disabled)											
000086н	PWM control register 3	Stepping motor controller 3	000000Х0в									
000087н		(Disab	led)		•							
000088н	LCD output control register 3	LOCR3	R/W	LCDC	XXXXX111 _B							
000089н		(Disab	led)		•							
00008Ан	A/D setting register 0	ADSR0	R/W	A/D convertor	0000000В							
00008Вн	A/D setting register 1	ADSR1	R/W	A/D converter	0000000В							
00008Сн	Port input level select 0	PIL0	R/W		0000000В							
00008Dн	Port input level select 1	PIL1	R/W	Port input level select	XXXX0000B							
00008Ен	Port input level select 2	PIL2	R/W	361661	XXXX0000B							
00008Fн to 00009Dн		(Disab	led)									
00009Ен	Program address detection control register	PACSR	R/W	Address match detection	XXXX0X0X _B							
00009Fн	Delayed Interrupt/Release Register	DIRR	R/W	Delay interrupt	XXXXXXX0 _B							
0000А0н	Power saving mode control register	LPMCR	R/W	Power saving	00011000в							
0000А1н	Clock select register	CKSCR	R/W, R	control circuit	11111100в							
0000A2н to 0000A7н		(Disab	led)									
0000А8н	Watchdog timer control register	WDTC	R, W	Watchdog timer	XXXXX111 _B							
0000А9н	Time-base timer control register	TBTC	R/W, W	Time-base timer	1XX00100 _B							
0000ААн	Watch timer control register	WTC	R/W, W, R	Watch timer (sub clock)	10001000в							
0000ABн to 0000ADн	(Disabled)											
0000АЕн	Flash memory control status register	FMCS	R/W	Flash interface	000Х0000в							
0000АГн	(Disabled)											

Address	Register name	Symbol	Read/write	Resource name	Initial value
0000В0н	Interrupt control register 00	ICR00	R/W		00000111в
0000В1н	Interrupt control register 01	ICR01	R/W		00000111в
0000В2н	Interrupt control register 02	ICR02	R/W		00000111в
0000ВЗн	Interrupt control register 03	ICR03	R/W		00000111в
0000В4н	Interrupt control register 04	ICR04	R/W		00000111в
0000В5н	Interrupt control register 05	ICR05	R/W		00000111в
0000В6н	Interrupt control register 06	ICR06	R/W		00000111в
0000В7н	Interrupt control register 07	ICR07	R/W	Interrupt controller	00000111в
0000В8н	Interrupt control register 08	ICR08	R/W	Interrupt controller	00000111в
0000В9н	Interrupt control register 09	ICR09	R/W		00000111в
0000ВАн	Interrupt control register 10	ICR10	R/W		00000111в
0000ВВн	Interrupt control register 11	ICR11	R/W		00000111в
0000ВСн	Interrupt control register 12	ICR12	R/W		00000111в
0000ВДн	Interrupt control register 13	ICR13	R/W		00000111в
0000ВЕн	Interrupt control register 14	ICR14	R/W		00000111в
0000ВFн	Interrupt control register 15	ICR15	R/W		00000111в
0000С0н to 0000С3н		(Disab	led)		
0000С4н	Serial mode register 1	SMR1	R/W, W		0000000В
0000С5н	Serial control register 1	SCR1	R/W, W		0000000В
0000С6н	Reception/transmission data register 1	RDR1/ TDR1	R/W		0000000в
0000С7н	Serial status register 1	SSR1	R/W, R	UART	00001000в
0000С8н	Extended communication control register 1	ECCR1	R/W, R	(LIN/SCI) 1	000000XXB
0000С9н	Extended status control register 1	ESCR1	R/W		00000100в
0000САн	Baud rate generator register 10	BGR10	R/W		0000000В
0000СВн	Baud rate generator register 11	BGR11	R/W, R		0000000В
0000ССн	Lower watch timer control register	WTCRL	R/W	Dealthre	000XXXX0 _B
0000СDн	Middle watch timer control register	WTCRM	R/W	Real-time watch timer	0000000В
0000СЕн	Higher watch timer control register	WTCRH	R/W		XXXXXX00 _B
0000СFн	Sub clock control register	PSCCR	W	Sub clock	XXXX0000 _B
0000D0н	Input capture control status 4/5	ICS45	R/W	Input capture 4/5	0000000В
0000D1н	Input capture edge register 4/5	ICE45	R/W, R	input capture 4/5	XXXXXXX
0000D2н	Input capture control status 6/7	ICS67	R/W	Input capture 6/7	0000000В
0000Д3н	Input capture edge register 6/7	ICE67	R/W, R	input capture 6/7	XXX0X0XX _B

Address	Register name	Symbol	Read/write	Resource name	Initial value
003944н		IDODO	_		XXXXXXXX
003945н	Input capture register 6	IPCP6	R	L	XXXXXXXX
003946н	I I I	IDOD7	-	Input capture 6/7	XXXXXXX
003947н	Input capture register 7	IPCP7	R		XXXXXXXX
003948н to 00394Fн		(Disab	led)		
003950н	Minute data ragistar 2/Paland ragistar 2	TMR2/		16-bit reload timer	XXXXXXXX
003951н	Minute data register 2/Reload register 2	TMRLR2	IT/VV	2	XXXXXXXXB
003952н	Minute data register 2/Paland register 2	TMR3/	R/W	16-bit reload timer	XXXXXXX
003953н	Minute data register 3/Reload register 3	TMRLR3	IT/VV	3	XXXXXXX
003954н to 003957н		(Disab	led)		
003958н					XXXXXXXXB
003959н	Sub second data register	WTBR	R/W		XXXXXXX
00395Ан				Real time	XXXXXXX
00395Вн	Second data register	WTSR	R/W	watch timer	ХХ000000в
00395Сн	Minute data register	WTMR	R/W		ХХ000000в
00395Dн	Hour data register	WTHR	R/W		XXX00000B
00395Ен	Day data register	WTDR	R/W		00Х00001в
00395Fн		(Disab	led)		
003960н					XXXXXXXXB
003961н					XXXXXXX
003962н					XXXXXXX
003963н					XXXXXXX
003964н					XXXXXXX
003965н					XXXXXXX
003966н				LCD	XXXXXXXXB
003967н	LCD display RAM	VRAM	R/W	controller/	XXXXXXX
003968н				driver	XXXXXXX
003969н					XXXXXXXXB
00396Ан					XXXXXXX
00396Вн					XXXXXXX
00396Сн					XXXXXXX
00396Dн					XXXXXXX
00396Ен					XXXXXXXXB
00396Fн					(Continued

■ CAN CONTROLLERS

The CAN controller has the following features:

- Conforms to CAN Specification Version 2.0 Part A and B
 - Supports transmission/reception in standard frame and extended frame formats
- Supports transmission of data frames by receiving remote frames
- 16 transmission/reception message buffers
 - 29-bit ID and 8-byte data
 - Multi-level message buffer configuration
- Provides full-bit comparison, full-bit mask, acceptance register 0/acceptance register 1 for each message buffer as ID acceptance mask
 - 2 acceptance mask registers in either standard frame format or extended frame formats
- Bit rate programmable from 10 kbps to 2 Mbps (when input clock is at 16 MHz)

List of Control Registers(1)

	Address			Dogiotor	Abbreviation	Access	Initial Value
CAN0	CAN1	CAN2	CAN3	Register	Appreviation	Access	initiai vaiue
003С00н	003D00н	003Е00н	003F00н	Control status register	CSR	R/W, R	00000в
003С01н	003D01н	003Е01н	003F01н	Control status register	0311	11/ VV, 11	00-1в
003С02н	003D02н	003Е02н	003F02н	Last event indicator	LEIR	R/W	В
003С03н	003D03н	003Е03н	003F03н	register	LEIN	□/ V V	000-0000в
003С04н	003D04н	003Е04н	003F04н	RX/TX error counter	RTEC	R	0000000В
003С05н	003D05н	003Е05н	003F05н	HA/TA effor counter	RIEC	n	0000000
003С06н	003D06н	003Е06н	003F06н	Bit timing register	BTR	R/W	-1111111в
003С07н	003D07н	003Е07н	003F07н	Dit tillling register	סוח	I 1/ V V	111111111в

	Add	ress		Register	Abbre-	Access	Initial Value
CAN0	CAN1	CAN2	CAN3	negistei	viation	ACCESS	miliai value
003А40н	003В40н	003740н	003840н				XXXXXXXXB
003А41н	003В41н	003741н	003841н	ID register 8	IDR8	R/W	XXXXXXX
003А42н	003В42н	003742н	003842н	To register o	IDITO	1 1/ V V	XXXXX _B
003А43н	003В43н	003743н	003843н				XXXXXXX
003А44н	003В44н	003744н	003844н				XXXXXXXXB
003А45н	003В45н	003745н	003845н	ID register 9	IDR9	R/W	XXXXXXX
003А46н	003В46н	003746н	003846н	Tib Togistor o	15110	1000	XXXXX _B
003А47н	003В47н	003747н	003847н				XXXXXXX
003А48н	003В48н	003748н	003848н				XXXXXXXXB
003А49н	003В49н	003749н	003849н	ID register 10	IDR10	R/W	XXXXXXX
003А4Ан	003В4Ан	00374Ан	00384Ан	Tib regioter re	151110	1000	XXXXXB
003А4Вн	003В4Вн	00374Вн	00384Вн				XXXXXXX
003А4Сн	003В4Сн	00374Сн	00384Сн				XXXXXXXXB
003А4Dн	003В4Он	00374Dн	00384Dн	ID register 11	IDR11	1 R/W	XXXXXXX
003А4Ен	003В4Ен	00374Ен	00384Ен	in a regional in			ХХХХХв
003А4Гн	003В4Гн	00374Fн	00384Fн				XXXXXXX
003А50н	003В50н	003750н	003850н				XXXXXXXXB
003А51н	003В51н	003751н	003851н	ID register 12	IDR12	R/W	XXXXXXX
003А52н	003В52н	003752н	003852н				XXXXXB
003А5Зн	003В53н	003753н	003853н				XXXXXXX
003А54н	003В54н	003754н	003854н				XXXXXXXXB
003А55н	003В55н	003755н	003855н	ID register 13	IDR13	R/W	XXXXXXX
003А56н	003В56н	003756н	003856н				XXXXXB
003А57н	003В57н	003757н	003857н				XXXXXXX
003А58н	003В58н	003758н	003858н				XXXXXXXXB
003А59н	003В59н	003759н	003859н	ID register 14	IDR14	R/W	XXXXXXX
003А5Ан	003В5Ан	00375Ан	00385Ан				XXXXXB
003А5Вн	003В5Вн	00375Вн	00385Вн				XXXXXXX
003А5Сн	003В5Сн	00375Сн	00385Сн			R15 R/W	XXXXXXXX _B
003А5Дн	003B5Dн	00375Dн	00385Dн	ID register 15	IDR15		XXXXXXX
003А5Ен	003В5Ен	00375Ен	00385Ен				XXXXXB
003А5Гн	003В5Гн	00375Fн	00385Fн				XXXXXXX

■ INTERRUPT SOURCES, INTERRUPT VECTORS, AND INTERRUPT CONTROL REGISTERS


Interrupt source	El ² OS	Int	terrupt	vector		ipt control gister	Priority
·	corresponding	Nun	nber	Address	ICR	Address	- *2
Reset	×	#08	08н	FFFFDC _H	_	_	High
INT9 instruction	×	#09	09н	FFFFD8 _H	_	_	1
Exception processing	×	#10	0Ан	FFFFD4 _H	_	_	Ī Ī
CAN0 received/CAN2 received	×	#11	0Вн	FFFFD0 _H			
CAN0 transmitted/node status/ CAN2 transmitted/node status	×	#12	0Сн	FFFFCCH	ICR00	0000В0н*1	
CAN1 received/CAN3 received	×	#13	0Дн	FFFFC8 _H			
CAN1 transmitted/node status/ CAN3 transmitted/node status/SIO	×	#14	0Ен	FFFFC4 _H	ICR01	0000В1н*1	
Input capture 0	Δ	#15	0Гн	FFFFC0 _H			
DTP/ external interrupt - ch.0/ch.1 detected	Δ	#16	10н	FFFFBC _H	ICR02	0000B2н*1	
Reload timer 0	Δ	#17	11н	FFFFB8 _H	ICR03	0000B3н*1	
Reload timer 2	Δ	#18	12н	FFFFB4 _H	ICHU3	0000ВЗН .	
Input capture 1	Δ	#19	13н	FFFFB0 _H		0000В4н*1	
DTP/ external interrupt - ch.2/ch.3 detected	Δ	#20	14н	FFFFACH	ICR04		
Input capture 2	Δ	#21	15н	FFFFA8 _H	ICR05	0000В5н*1	
Reload timer 3	Δ	#22	16н	FFFFA4 _H	ICHUS		
Input capture 3/4/5/6/7	Δ	#23	17н	FFFFA0 _H			
DTP/ external interrupt - ch.4/ ch.5 detected UART3 RX	Δ	#24	18н	FFFF9C _H	ICR06	0000В6н*1	
PPG timer 0	Δ	#25	19н	FFFF98 _H			1
DTP/ external interrupt - ch.6/ ch.7 detected UART3 TX	Δ	#26	1Ан	FFFF94 _H	ICR07	0000В7н*1	
PPG timer 1	Δ	#27	1Вн	FFFF90 _H	ICR08	0000B8н*1	
Reload timer 1	Δ	#28	1Сн	FFFF8C _H	ICHUO	ООООВОН .	
PPG timer 2/3/4/5	0	#29	1Dн	FFFF88 _H]
Real time watch timer watch timer (sub clock)	×	#30	1Ен	FFFF84 _H	ICR09	0000В9н*1	
Free-run timer overflow/clear	×	#31	1Fн	FFFF80 _H	ICR10	0000BAн *1	
A/D converter conversion complete	0	#32	20н	FFFF7C _H	IUNIU	UUUUDAH "	
Sound generator 0/1	×	#33	21н	FFFF78 _H	ICD11	0000PD*1]
Time-base timer	×	#34	22н	FFFF74 _H	ICR11	0000BBн*1	
UART2 RX	0	#35	23н	FFFF70 _H	ICR12	0000BC _н *1] ♦
UART2 TX	Δ	#36	24н	FFFF6C _H	IUNIZ	OUUDCH '	Low

2. Recommended Operating Conditions

(Vss = DVss = AVss = 0.0 V)

Parameter	Symbol	Val	ue	Unit	Remarks	
Farameter	Syllibol	Min	Max	Oilit	nemarks	
Power supply	Vcc	4.0	5.5	V	The low voltage detection reset operates when the power supply voltage reaches 4.2 V \pm 0.2 V.	
voltage	AVcc DVcc	4.4	5.5	V	Maintain stop operation status The low voltage detection reset operates when the power supply voltage reaches 4.2 V \pm 0.2 V.	
Smoothing capacitor*	Cs	0.1	1.0	μF	Use a ceramic capacitor or other capacitor of equivalent frequency characteristics. Use a capacitor with a capacitance greater than this capacitor as the bypass capacitor for the Vcc pin.	
Operating temperature	Та	- 40	+ 105	°C		

^{*:} Refer to the following diagram for details on the connection of the smoothing capacitor Cs.



WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

> Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.

3. DC Characteristics

(Vcc = 5.0 V $\pm 10\%$, Vss = DVss = AVss = 0.0 V, T_A = -40 °C to +105 °C)

		Pin			Value			
Parameter	Symbol	name	Conditions	Min Typ Max		Max	Unit	Remarks
	VIHA		_	0.8 Vcc	_	_	٧	Pin inputs if Automotive input levels are selected
"H" level input voltage	VIHS		_	0.8 Vcc			V	Pin inputs if CMOS hysteresis input levels are selected
	VIHC	_	_	0.7 Vcc			٧	RST input pin (CMOS hysteresis)
	VILA		_	_		0.5 Vcc	V	Pin inputs if Automotive input levels are selected
"L" level input voltage	VILS	_	_		_	0.2 Vcc	V	Pin inputs if CMOS hysteresis input levels are selected
	VILR	_	_			0.3 Vcc	٧	RST input pin (CMOS hysteresis)
	Icc	Maximum operating frequency F _{CP} = 32 MHz, normal operation	_	35	45	mA		
	100		Maximum operating frequency F _{CP} = 32 MHz, writing Flash memory		55	65	mA	
	Iccs		Operating frequency Fcp = 32 MHz, sleep mode		13	20	mA	
	Істѕ		Operating frequency FCP = 2 MHz, time-base timer mode	_	0.6	1.0	mA	
Powersupply current*	ICTSPLL	Vcc	Operating frequency FCP = 32 MHz, PLL timer mode, External frequency = 4 MHz	_	2.5	4	mA	
	Iccl		Operating frequency $F_{CP} = 8 \text{ kHz}, T_A = +25 ^{\circ}\text{C},$ sub clock operation	_	120	270	μΑ	
	Iccls		Operating frequency $F_{CP} = 8 \text{ kHz}, T_A = +25 ^{\circ}\text{C},$ sub sleep operation		100	200	μΑ	
	Ісст		Operating frequency $F_{CP} = 8 \text{ kHz}, T_A = +25 ^{\circ}\text{C},$ watch mode	_	90	180	μΑ	
	Іссн		T _A = + 25 °C, stop mode	_	80	170	μΑ	

4. AC Characteristics

(1) Clock timing

(Vcc = 5.0 V $\pm 10\%$, Vss = DVss = AVss = 0.0 V, Ta = -40 °C to +105 °C)

Parameter	Symbol	Pin name	Condi- tions	Value			Unit	Remarks
				Min	Тур	Max	Unit	nemarks
Clock frequency	Fc	X0, X1		3	_	16	MHz	1/2 (PLL stopped) When using the oscillator circuit
				3	_	32	MHz	1/2 (PLL stopped) When using an external clock
				4		32	MHz	PLL multiplied by 1
				3	_	16	MHz	PLL multiplied by 2
				3	_	10.7	MHz	PLL multiplied by 3
				3	_	8	MHz	PLL multiplied by 4
				3		5.33	MHz	PLL multiplied by 6
				3		4	MHz	PLL multiplied by 8
	FLC	X0A, X1A			32.768	_	kHz	
Clock cycle time	t cyL	X0, X1		62.5		333	ns	When using an oscillator
				31.25		333	ns	External clock input
	tlcyl	X0A, X1A			30.5	_	μs	
Input clock pulse width	Pwh, Pwl	X0		5	_	_	ns	Use duty ratio of $50\% \pm 3\%$ as a guideline
	Pwlh, Pwll	X0A		_	15.2	_	μs	
Input clock rise and fall time	tcr, tcf	X0				5	ns	When using an external clock signal
Internal operating clock frequency	Fcp	_		1.5	_	32	MHz	Using main clock (PLL clock)
	FLCP	_		_	8.192	_	kHz	Using sub clock
Internal operating clock cycle time	tcp	_		31.25	_	666	ns	Using main clock (PLL clock)
	t LCP	_			122.1		μs	Using sub clock

• Guaranteed PLL Operation Range

Internal operating clock frequency vs. Power supply voltage

Power supply voltage Vcc (V)

Range of warranted PLL operation

Namal operating range

Internal clock fcp (MHz)


Notes: • For PLL $1 \times \text{only}$, use with tcp = 4 MHz or greater.

• Refer to "5. A/D Converter (1) Electrical Characteristics" for details on the A/D converter operating frequency.


(3) Power-on reset


 $(Vcc = 2.7 \text{ V to } 3.6 \text{ V}, Vss = 0.0 \text{ V}, T_A = -40 ^{\circ}\text{C to } +105 ^{\circ}\text{C})$


Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
raiailletei				Min	Max	Oilit	nemarks
Power supply rise time	t⊓			0.05	30	ms	
Power off time	toff	VCC	_	1		ms	Waiting time until power-on




Note: Extreme variations in power supply voltage may trigger a power-on reset. When the power supply voltage is changed during operation, it is recommended that increases in the voltage smoothed out as shown in the following diagram. The PLL clock of the device should not be in use when varying the voltage. However, the PLL clock may continue to be used if the rate of the voltage drop is 1 V/s or less.








■ PACKAGE DIMENSION





Please check the latest package dimension at the following URL. http://edevice.fujitsu.com/package/en-search/

FUJITSU SEMICONDUCTOR LIMITED

Nomura Fudosan Shin-yokohama Bldg. 10-23, Shin-yokohama 2-Chome, Kohoku-ku Yokohama Kanagawa 222-0033, Japan

Tel: +81-45-415-5858 http://jp.fujitsu.com/fsl/en/

For further information please contact:

North and South America

FUJITSU SEMICONDUCTOR AMERICA, INC. 1250 E. Arques Avenue, M/S 333 Sunnyvale, CA 94085-5401, U.S.A. Tel: +1-408-737-5600 Fax: +1-408-737-5999 http://us.fujitsu.com/micro/

Europe

FUJITSU SEMICONDUCTOR EUROPE GmbH Pittlerstrasse 47, 63225 Langen, Germany Tel: +49-6103-690-0 Fax: +49-6103-690-122 http://emea.fujitsu.com/semiconductor/

Korea

FUJITSU SEMICONDUCTOR KOREA LTD. 206 Kosmo Tower Building, 1002 Daechi-Dong, Gangnam-Gu, Seoul 135-280, Republic of Korea Tel: +82-2-3484-7100 Fax: +82-2-3484-7111 http://kr.fujitsu.com/fmk/

Asia Pacific

FUJITSU SEMICONDUCTOR ASIA PTE. LTD.
151 Lorong Chuan,
#05-08 New Tech Park 556741 Singapore
Tel: +65-6281-0770 Fax: +65-6281-0220
http://www.fujitsu.com/sg/services/micro/semiconductor/

FUJITSU SEMICONDUCTOR SHANGHAI CO., LTD. Rm. 3102, Bund Center, No.222 Yan An Road (E), Shanghai 200002, China
Tel: +86-21-6146-3688 Fax: +86-21-6335-1605
http://cn.fujitsu.com/fss/

FUJITSU SEMICONDUCTOR PACIFIC ASIA LTD. 10/F., World Commerce Centre, 11 Canton Road, Tsimshatsui, Kowloon, Hong Kong
Tel: +852-2377-0226 Fax: +852-2376-3269

http://cn.fujitsu.com/fsp/

Specifications are subject to change without notice. For further information please contact each office.

All Rights Reserved.

The contents of this document are subject to change without notice.

Customers are advised to consult with sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of FUJITSU SEMICONDUCTOR device; FUJITSU SEMICONDUCTOR does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information.

FUJITSU SEMICONDUCTOR assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of FUJITSU SEMICONDUCTOR or any third party or does FUJITSU SEMICONDUCTOR warrant non-infringement of any third-party's intellectual property right or other right by using such information. FUJITSU SEMICONDUCTOR assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that FUJITSU SEMICONDUCTOR will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

Exportation/release of any products described in this document may require necessary procedures in accordance with the regulations of the Foreign Exchange and Foreign Trade Control Law of Japan and/or US export control laws.

The company names and brand names herein are the trademarks or registered trademarks of their respective owners.

Edited: Sales Promotion Department