

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

B-4-9-	
Details	
Product Status	Obsolete
Core Processor	F ² MC-16LX
Core Size	16-Bit
Speed	32MHz
Connectivity	CANbus, LINbus, UART/USART
Peripherals	LCD, LVD, POR, PWM, WDT
Number of I/O	93
Program Memory Size	256KB (256K x 8)
Program Memory Type	Mask ROM
EEPROM Size	
RAM Size	10K x 8
Voltage - Supply (Vcc/Vdd)	4V ~ 5.5V
Data Converters	A/D 8x8/10b
Oscillator Type	External
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	120-LQFP
Supplier Device Package	120-LQFP (16x16)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb90922ncspmc-gs-142e1

Pin no.	Pin name	I/O circuit type*1	Function
104	P13	,	General-purpose I/O port
104	PPG5	- I	16-bit PPG ch.5 output pin
	P14		General-purpose I/O port
109	TIN2	I	16-bit reload timer ch.2 TIN input pin
	IN1		Input capture ch.1 trigger input pin
110	P15		General-purpose I/O port
110	IN0	- I	Input capture ch.0 trigger input pin
111	COM0	Р	LCD controller/driver common output pin
112	COM1	Р	LCD controller/driver common output pin
113	COM2	Р	LCD controller/driver common output pin
114	COM3	Р	LCD controller/driver common output pin
445	P22	_	General-purpose I/O port
115	SEG00	F	LCD controller/driver segment output pin
440	P23	_	General-purpose I/O port
116	SEG01	F	LCD controller/driver segment output pin
4.47	P24	- F	General-purpose I/O port
117	117 SEG02		LCD controller/driver segment output pin
440	P25	_	General-purpose I/O port
118	SEG03	- F	LCD controller/driver segment output pin
110	P26	_	General-purpose I/O port
119	SEG04	F	LCD controller/driver segment output pin
100	P27	_	General-purpose I/O port
120	SEG05	- F	LCD controller/driver segment output pin
4	P30	_	General-purpose I/O port
1	SEG06	- F	LCD controller/driver segment output pin
0	P31	_	General-purpose I/O port
2	SEG07	F	LCD controller/driver segment output pin
0	P32	_	General-purpose I/O port
3	SEG08	- F	LCD controller/driver segment output pin
,	P33	_	General-purpose I/O port
4	SEG09	- F	LCD controller/driver segment output pin
_	P34	_	General-purpose I/O port
5	SEG10	- F	LCD controller/driver segment output pin
	P35	_	General-purpose I/O port
6	SEG11	- F	LCD controller/driver segment output pin

Pin no.	Pin name	I/O circuit type*1	Function
	P54		General-purpose I/O port
61	61 TX0 TX2		CAN interface 0 TX output pin
01			CAN interface 2 TX output pin
	SGA1		Sound generator ch.1 SGA output pin
	P55		General-purpose I/O port
60	RX0	1 .	CAN interface 0 RX input pin
63	RX2		CAN interface 2 RX input pin
	INT2		INT2 external interrupt input pin
	P56		General-purpose I/O port
91	SGO0	I	Sound generator ch.0 SGO output pin
	FRCK		Free-run timer clock input pin
00	P57		General-purpose I/O port
92	SGA0		Sound generator ch.0 SGA output pin
20	P60	11	General-purpose I/O port
39	AN0	- H	A/D converter input pin
40	P61	11	General-purpose I/O port
40 AN1		Н Н	A/D converter input pin
41	P62	Н	General-purpose I/O port
41	AN2		A/D converter input pin
42	P63	- Н	General-purpose I/O port
42	AN3		A/D converter input pin
40	P64	- Н	General-purpose I/O port
43	AN4	- n	A/D converter input pin
44	P65	- Н	General-purpose I/O port
44	AN5		A/D converter input pin
45	P66	- Н	General-purpose I/O port
45	AN6	- П	A/D converter input pin
46	P67	ы	General-purpose I/O port
46	AN7	- H	A/D converter input pin
67	P70		General-purpose output-only port
67	PWM1P0	- L	Stepping motor controller ch.0 output pin
60	P71		General-purpose output-only port
68 –	PWM1M0		Stepping motor controller ch.0 output pin
60	P72	1	General-purpose output-only port
69	PWM2P0	- L	Stepping motor controller ch.0 output pin

Pin no.	Pin name	I/O circuit type*1	Function			
70	P73	L	General-purpose output-only port			
70	PWM2M0		Stepping motor controller ch.0 output pin			
74	P74		General-purpose output-only port			
71	PWM1P1	- L	Stepping motor controller ch.1 output pin			
70	P75		General-purpose output-only port			
72	PWM1M1	- L	Stepping motor controller ch.1 output pin			
70	P76		General-purpose output-only port			
73	PWM2P1	- L	Stepping motor controller ch.1 output pin			
74	P77		General-purpose output-only port			
74	PWM2M1	- L	Stepping motor controller ch.1 output pin			
77	P80		General-purpose output-only port			
77	PWM1P2	- L	Stepping motor controller ch.2 output pin			
70	P81		General-purpose output-only port			
78	PWM1M2	- L	Stepping motor controller ch.2 output pin			
79	P82	L	General-purpose output-only port			
79	PWM2P2		Stepping motor controller ch.2 output pin			
80	P83		General-purpose output-only port			
00	PWM2M2	- L	Stepping motor controller ch.2 output pin			
81 -	P84		General-purpose output-only port			
01	PWM1P3	- L	Stepping motor controller ch.3 output pin			
82	P85	L	General-purpose output-only port			
02	PWM1M3	_	Stepping motor controller ch.3 output pin			
83	P86		General-purpose output-only port			
03	PWM2P3	- L	Stepping motor controller ch.3 output pin			
84	P87		General-purpose output-only port			
04	PWM2M3	- L	Stepping motor controller ch.3 output pin			
00	P90	F	General-purpose I/O port			
22	SEG22		LCD controller/driver segment output pin			
23	P91	F	General-purpose I/O port			
23	SEG23		LCD controller/driver segment output pin			
31	P94	G	General-purpose I/O port			
31	V0		LCD controller/driver reference power supply pin			
32	P95	G	General-purpose I/O port			
32	V1		LCD controller/driver reference power supply pin			



■ HANDLING DEVICES

Strictly observe maximum rated voltages (preventing latch-up)

In CMOS IC devices, a condition known as latch-up may occur if voltages higher than Vcc or lower than Vss are applied to input or output pins other than medium or high withstand voltage pins, or if the voltage applied between VCC and VSS pins exceeds the rated voltage level. If a latch-up occurs, the power supply current may increase dramatically and may destroy semiconductor elements. When using semiconductor devices, always take sufficient care to avoid exceeding maximum ratings.

When the analog system power supply is switched on or off, be careful not to apply the analog power supply (AVcc, AVRH), the analog input voltages and the power supply voltage for the high current output buffer pins (DVcc) in excess of the digital power supply voltage (Vcc).

Once the digital power supply voltage (Vcc) has been disconnected, the analog power supply (AVcc, AVRH) and the power supply voltage for the high current output buffer pins (DVcc) may be turned on in any sequence.

Supply voltage stabilization

Rapid fluctuations in the power supply voltage can cause malfunctions even if the Vcc power supply voltage remains within the warranted operating range. It is recommended that the power supply be stabilized such that ripple fluctuations (P-P value) at commercial frequencies (50 Hz/60 Hz) be limited to within 10% of the standard Vcc value, and that transient fluctuations due to power supply switching, etc. be limited to a rate of 0.1 V/ms or less.

• Precautions when turning the power on

In order to prevent the built-in step-down circuits from malfunctioning, the time taken for the voltage to rise (0.2 V to 2.7 V) during power-on should be less than 50 μ s.

· Handling unused pins

If unused input pins are left open, they may cause malfunctions or latch-up which may lead to permanent damage to the semiconductor. Unused input pins should therefore be pulled up or pulled down through a resistor of at least $2 \text{ k}\Omega$.


Unused input/output pins may be set to the output state and left open, or set to the input state and connected to a pull-up or pull-down resistance of 2 $k\Omega$ or more.

• Handling A/D converter power supply pins

Even if the A/D converter is not used, the power supply pins should be connected such as $AV_{CC} = V_{CC}$, and $AV_{SS} = AVRH = V_{SS}$.

· Notes on using an external clock

Even when an external clock is used, an oscillation stabilization wait time is required following power-on reset or release from sub clock mode or stop mode. Furthermore, only the X0A pin should be driven when an external clock is used, with the X1A pin open as shown in the following diagram. Do not use high-speed oscillation pins (X0 and X1) for external clock input.



Notes on operating in PLL clock mode

On this microcontroller, if in case the crystal oscillator breaks off or an external reference clock input stops while the PLL clock mode is selected, a self-oscillator circuit contained in the PLL may continue its operation at its self-running frequency. However, FUJITSU SEMICONDUCTOR will not guarantee results of operations if such failure occurs.

· Crystal oscillator circuit


Noise around the X0/X1, or X0A/X1A pins may cause this device to operate abnormally. In the interest of stable operation it is strongly recommended that printed circuit artwork places ground bypass capacitors as close as possible to the X0/X1, X0A/X1A and crystal oscillator (or ceramic oscillator) and that oscillator lines do not cross the lines of other circuits.

Please ask each crystal maker to evaluate the oscillational characteristics of the crystal and this device.

· Power supply pins

Devices including multiple VCC or VSS pins are designed such that pins that need to be at the same potential are interconnected internally to prevent malfunctions such as latch-up. To reduce unnecessary radiation, prevent malfunctioning of the strobe signal due to the rise of ground level, and observe the standard for total output current, be sure to connect the VCC and VSS pins to the power supply and ground externally.

Always connect all of the VCC pins to the same potential and all of the VSS pins to ground as shown in the following diagram. The device will not operate correctly if multiple VCC or VSS pins are connected to different voltages, even if those voltages are within the guaranteed operating ranges.



In addition, care must be given to connecting the VCC and VSS pins of this device to the current supply source with as low impedance as possible. It is recommended that a 1.0 μ F bypass capacitor be connected between the VCC and VSS pins as close to the pins as possible.

Sequence for connecting the A/D converter power supply and analog inputs

The A/D converter power supply (AVcc, AVRH) and analog inputs (AN0 to AN7) must be applied after the digital power supply (Vcc) is switched on. When turning the power off, the A/D converter power supply and analog inputs must be disconnected before the digital power supply is switched off (Vcc). Ensure that AVRH does not exceed AVcc during either power-on or power-off. Even when pins which double as analog input pins are used as input ports, be sure that the input voltage does not exceed AVcc (turning on/off the analog and digital power supplies simultaneously is acceptable).

Handling the power supply for high-current output buffer pins (DVcc, DVss)

Flash memory products and MASK ROM products (MB90F922NC/F922NCS/922NCS/F923NC/F923NCS/F924NC/F924NCS)

In the Flash memory products and MASK ROM products, the power supply for the high-current output buffer pins (DVcc, DVss) is isolated from the digital power supply (Vcc).

Therefore, DVcc can therefore be set to a higher voltage than Vcc. If the power supply for the high-current output buffer pins (DVcc, DVss) is supplied before the digital power supply (Vcc), however, care needs to be taken because it is possible that the port 7 or port 8 stepping motor outputs may momentarily output an "H" or "L" level. In order to prevent this, connect the digital power supply (Vcc) prior to connecting the power supply for the high-current output buffer pins. Even when the high-current output buffer pins are used as general-purpose ports, power should be supplied to the power supply pins for the high-current output buffer pins (DVcc, DVss).

Evaluation product (MB90V920-101/MB90V920-102)

In the evaluation products, the power supply for the high-current output buffer pins (DVcc, DVss) is not isolated from the digital power supply (Vcc). Therefore, DVcc must therefore be set to a lower voltage than Vcc. The power supply for the high-current output buffer pins (DVcc, DVss) must always be applied after the digital power supply (Vcc) has been connected, and disconnected before the digital power supply (Vcc) is disconnected (the power supply for the high-current output buffer pins may also be connected and disconnected simultaneously with the digital power supply).

Even when the high-current output buffer pins are used as general-purpose ports, power should be supplied to the power supply pins for the high-current output buffer pins (DVcc, DVss).

• Pull-up/pull-down resistors

MB90920 series does not support internal pull-up/pull-down resistors. Use external components as necessary.

Precautions when not using a sub clock signal

If the X0A and X1A pins are not connected to an oscillator, apply a pull-down resistance to the X0A pin and leave the X1A pin open.

· Notes on operating when the external clock is stopped

The MB90920 series is not guaranteed to operate correctly using the internal oscillator circuit when there is no external oscillator or the external clock input is stopped.

Flash memory security function

A security bit is located within the Flash memory region. The security function is activated by writing the protection code 01_H to the security bit.

Do not write the value 01H to this address if you are not using the security function.

Please refer to following table for the address of the security bit.

	Flash memory size	Address for security bit
MB90F922NC MB90F922NCS	Built-in 2 Mbits Flash Memory	FC0001н
MB90F923NCS	Built-in 3 Mbits Flash Memory	F80001 _H
MB90F924NCS	Built-in 4 Mbits Flash Memory	F80001 _H

Serial communication

In serial communication, reception of wrong data may occur due to noise or other causes. Therefore, design a printed circuit board to prevent noise from occurring. Taking account of the reception of wrong data, detect errors by measures such as adding a checksum to the end of data. If an error is detected, retransmit the data.

Characteristic difference between flash device and MASK ROM device

In the flash device and the MASK ROM device, the electrical characteristic including current consumption, ESD, latch-up, the noise characteristic, and oscillation characteristic, etc. is different according to the difference between the chip layout and the memory structure.

Reconfirm the electrical characteristic when the product is replaced by another product of the same series.

■ I/O MAP

Address	Register name	Symbol	Read/write	Resource name	Initial value
000000н	Port 0 data register	PDR0	R/W	Port 0	XXXXXXXX
000001н	Port 1 data register	PDR1	R/W	Port 1	XXXXXXXX
000002н	Port 2 data register	PDR2	R/W	Port 2	XXXXXXX
000003н	Port 3 data register	PDR3	R/W	Port 3	XXXXXXX
000004н	Port 4 data register	PDR4	R/W	Port 4	XXXXXXX
000005н	Port 5 data register	PDR5	R/W	Port 5	XXXXXXX
000006н	Port 6 data register	PDR6	R/W	Port 6	XXXXXXX
000007н	Port 7 data register	PDR7	R/W	Port 7	XXXXXXX
000008н	Port 8 data register	PDR8	R/W	Port 8	XXXXXXXXB
000009н	Port 9 data register	PDR9	R/W	Port 9	XXXXXXXXB
00000Ан, 00000Вн		(Disab	led)		
00000Сн	Port C data register	PDRC	R/W	Port C	XXXXXXX
00000Дн	Port D data register	PDRD	R/W	Port D	XXXXXXX
00000Ен	Port E data register	PDRE	R/W	Port E	XXXXXXX
00000Fн		(Disab	led)		
000010н	Port 0 direction register	DDR0	R/W	Port 0	0000000В
000011н	Port 1 direction register	DDR1	R/W	Port 1	ХХ000000в
000012н	Port 2 direction register	DDR2	R/W	Port 2	000000XXB
000013н	Port 3 direction register	DDR3	R/W	Port 3	0000000В
000014н	Port 4 direction register	DDR4	R/W	Port 4	0000000В
000015н	Port 5 direction register	DDR5	R/W	Port 5	0000000В
000016н	Port 6 direction register	DDR6	R/W	Port 6	0000000В
000017н	Port 7 direction register	DDR7	R/W	Port 7	0000000В
000018н	Port 8 direction register	DDR8	R/W	Port 8	0000000В
000019н	Port 9 direction register	DDR9	R/W	Port 9	Х000000В
00001Ан	Analog input enable	ADER6	R/W	Port 6, A/D	111111111
00001Вн		(Disab	led)		
00001Сн	Port C direction register	DDRC	R/W	Port C	0000000В
00001Dн	Port D direction register	DDRD	R/W	Port D	Х000000В
00001Ен	Port E direction register	DDRE	R/W	Port E	XXXXX000 _B
00001Fн		(Disab	led)		
000020н	Lower A/D control status register	ADCS0	R/W		000XXXX0B
000021н	Higher A/D control status register	ADCS1	R/W	A/D convertor	000000XB
000022н	Lower A/D control status register	ADCR0	R	A/D converter	0000000В
000023н	Higher A/D data register	ADCR1	R		XXXXXX00 _B

Address	Register name	Symbol	Read/write	Resource name	Initial value
0000Д4н	Lower timer control status register 2	TMCSR2L	R/W	16-bit	0000000
0000Д5н	Higher timer control status register 2	TMCSR2H	R/W	reload timer 2	ХХХ10000в
0000Д6н	Lower timer control status register 3	TMCSR3L	R/W	16-bit	0000000в
0000D7н	Higher timer control status register 3	TMCSR3H	R/W	reload timer 3	ХХХ10000в
0000D8н	Lower sound control register 1	SGCRL1	R/W	0	0000000В
0000D9н	Higher sound control register 1	SGCRH1	R/W	Sound generator 1	0XXXX100 _B
0000Дн	Lower PPG3 control status register	PCNTL3	R/W	10 hit DDC0	0000000в
0000ДВн	Higher PPG3 control status register	PCNTH3	R/W	16-bit PPG3	0000001в
0000DСн	Lower PPG4 control status register	PCNTL4	R/W	10 hit DDC4	0000000в
0000DDн	Higher PPG4 control status register	PCNTH4	R/W	16-bit PPG4	0000001в
0000ДЕн	Lower PPG5 control status register	PCNTL5	R/W	10 k# DD05	0000000в
0000DFн	Higher PPG5 control status register	PCNTH5	R/W	16-bit PPG5	0000001в
0000Е0н	Serial mode register 2	SMR2	R/W, W		0000000В
0000Е1н	Serial control register 2	SCR2	R/W, W		0000000В
0000Е2н	Reception/transmission data register 2	RDR2/ TDR2	R/W		0000000В
0000ЕЗн	Serial status register 2	SSR2	R/W, R	UART	00001000в
0000Е4н	Extended communication control register 2	ECCR2	R/W, R	(LIN/SCI) 2	000000XXB
0000Е5н	Extended status control register 2	ESCR2	R/W		00000100в
0000Е6н	Baud rate generator register 20	BGR20	R/W		0000000В
0000Е7н	Baud rate generator register 21	BGR21	R/W, R		0000000В
0000Е8н	Serial mode register 3	SMR3	R/W, W		0000000в
0000Е9н	Serial control register 3	SCR3	R/W, W		0000000В
0000ЕАн	Reception/transmission data register 3	RDR3/ TDR3	R/W		0000000В
0000ЕВн	Serial status register 3	SSR3	R/W, R	UART	00001000в
0000ЕСн	Extended communication control register 3	ECCR3	R/W, R	(LIN/SCI) 3	000000XXB
0000ЕДн	Extended status control register 3	ESCR3	R/W		00000100в
0000ЕЕн	Baud rate generator register 30	BGR30	R/W		0000000В
0000ЕГн	Baud rate generator register 31	BGR31	R/W, R		0000000В
001FF0н	Program address detection register 0	PADR0	R/W		XXXXXXXXB
001FF1н	Program address detection register 1	PADR0	R/W		XXXXXXXXB
001FF2н	Program address detection register 2	PADR0	R/W	Address match	XXXXXXXXB
001FF3н	Program address detection register 3	PADR1	R/W	detection	XXXXXXXXB
001FF4н	Program address detection register 4	PADR1	R/W		XXXXXXXXB
001FF5н	Program address detection register 5	PADR1	R/W		XXXXXXXXB



Address	Register name	Symbol	Read/write	Resource name	Initial value
003970н to 003973н		(Disab	led)		
003974н	Frequency data register 1	SGFR1	R/W		XXXXXXXX
003975н	Amplitude data register 1	SGAR1	R/W	Council management 4	0000000В
003976н	Decrement grade register 1	SGDR1	R/W	Sound generator 1	XXXXXXXX
003977н	Tone count register 1	SGTR1	R/W		XXXXXXX
003978н to 00397Fн		(Disab	eled)		
003980н	DWM1 compare register 0	DWC10	DAM		XXXXXXXXB
003981н	PWM1 compare register 0	PWC10	R/W		XXXXXXXXB
003982н	DM/MO company register O	DWC00	DAM	Stepping motor	XXXXXXXX
003983н	PWM2 compare register 0	PWC20	R/W	controller 0	XXXXXXXXB
003984н	PWM1 select register 0	PWS10	R/W		0000000В
003985н	PWM2 select register 0	PWS20	R/W		Х000000В
003986н, 003987н		(Disab	led)		
003988н	DWM1 compare register 1	PWC11	R/W		XXXXXXX
003989н	PWM1 compare register 1	PWCII	I I / VV		XXXXXXX
00398Ан	PWM2 compare register 1	PWC21	R/W	Stepping motor	XXXXXXXX
00398Вн	1 WWZ compare register 1	1 WOZ1	1 1/ V V	controller 1	XXXXXXXXB
00398Сн	PWM1 select register 1	PWS11	R/W		0000000В
00398Dн	PWM2 select register 1	PWS21	R/W		Х000000В
00398Ен, 00398Fн		(Disab	oled)		
003990н	PWM1 compare register 2	PWC12	R/W		XXXXXXX
003991н	P VVIVIT COMpare register 2	PWCIZ	I I / VV		XXXXXXX
003992н	PWM2 compare register 2	PWC22	R/W	Stepping motor	XXXXXXX
003993н	i vviviz compare register z	F VV C 22	□ / VV	controller 2	XXXXXXX
003994н	PWM1 select register 2	PWS12	R/W		0000000В
003995н	PWM2 select register 2	PWS22	R/W		Х000000В
003996н, 003997н		(Disab	eled)		

List of Control Registers(2)

	Add	ress		ist of Control Registers(2)	Abbre-		
CAN0	CAN1	CAN2	CAN3	Register	viation	Access	Initial Value
000040н	000070н	0039С0н	0039D0н				00000000в
000041н	000071н	0039С1н	0039D1н	Message buffer valid register	BVALR	R/W	00000000В
000042н	000072н	0039С2н	0039D2н		TD505	5.44	00000000в
000043н	000073н	0039С3н	0039D3н	Transmit request register	TREQR	R/W	0000000В
000044н	000074н	0039С4н	0039D4н	Tuo no mit oo no ol vo nietov	TOAND	14/	00000000в
000045н	000075н	0039С5н	0039D5н	Transmit cancel register	TCANR	W	0000000В
000046н	000076н	0039С6н	0039D6н	Transmit complete register	TOD	R/W	0000000В
000047н	000077н	0039С7н	0039D7н	Transmit complete register	TCR	H/VV	0000000В
000048н	000078н	0039С8н	0039D8н	Receive complete register	RCR	R/W	0000000в
000049н	000079н	0039С9н	0039D9н	neceive complete register	non	□/ V V	0000000В
00004Ан	00007Ан	0039САн	0039DАн	Remote request receive	RRTRR	R/W	0000000В
00004Вн	00007Вн	0039СВн	0039DВн	register	111111111	I 1/ V V	0000000В
00004Сн	00007Сн	0039ССн	0039DСн	Receive overrun register	ROVRR	RR R/W	0000000В
00004Dн	00007Dн	0039СDн	0039DDн	Theceive overrain register	HOVIIII		0000000В
00004Ен	00007Ен	0039СЕн	0039DЕн	Receive interrupt enable	RIER	RIER R/W	0000000В
00004Fн	00007Fн	0039СFн	0039DFн	register		11/ / /	0000000В
003С08н	003D08н	003Е08н	003F08н	IDE register	IDER	DER R/W	XXXXXXXXB
003С09н	003D09н	003Е09н	003F09н	IDE register	IDLIT		XXXXXXXXB
003С0Ан	003D0Ан	003Е0Ан	003F0Ан	Transmit RTR register	TRTRR	R/W	0000000В
003С0Вн	003D0Вн	003Е0Вн	003F0Вн	Transmit remedeler	11111111	10,00	0000000В
003С0Сн	003D0Сн	003Е0Сн	003F0Сн	Remote frame receive wait	RFWTR	R/W	XXXXXXXXB
003С0Дн	003D0Dн	003Е0Он	003F0Dн	register	******	10,00	XXXXXXX
003С0Ен	003D0Ен	003Е0Ен	003F0Ен	Transmit interrupt enable	TIER	R/W	0000000В
003C0Fн	003D0Fн	003E0Fн	003F0Fн	register	11211		0000000в
003С10н	003D10н	003Е10н	003F10н				XXXXXXXXB
003С11н	003D11н	003Е11н	003F11н	Acceptance mask select	AMSR	R/W	XXXXXXXXB
003С12н	003D12н	003Е12н	003F12н	register	7.11011	1000	XXXXXXXXB
003С13н	003D13н	003Е13н	003F13н				XXXXXXX
003С14н	003D14н	003Е14н	003F14н				XXXXXXXXB
003С15н	003D15н	003Е15н	003F15н	Acceptance mask register 0	AMR0	R/W	XXXXXXXX
003С16н	003D16н	003Е16н	003F16н		7	,	XXXXX _B
003С17н	003D17н	003Е17н	003F17н				XXXXXXX
003С18н	003D18н	003Е18н	003F18н				XXXXXXXX
003С19н	003D19н	003Е19н	003F19н	Acceptance mask register 1	AMR1	IR1 R/W	XXXXXXX
003С1Ан	003D1Ан	003Е1Ан	003F1 A н			,	XXXXX _B
003С1Вн	003D1Bн	003Е1Вн	003F1Bн				XXXXXXX

List of Message Buffers (ID Registers)

	Add	ress		Message Buffers (ID Registers) Abbre-			In the Live I was		
CAN0	CAN1	CAN2	CAN3	Register	viation	Access	Initial Value		
003А00н	003В00н	003700н	003800н				XXXXXXXX		
to 003A1Fн	to 003В1Fн	to 00371Fн	to 00381Fн	General-purpose RAM	_	R/W	to XXXXXXXXB		
003А20н	003В20н	003720н	003820н				XXXXXXXX		
003А21н	003В21н	003721н	003821н		IDDA	D.444	XXXXXXXXB		
003А22н	003В22н	003722н	003822н	ID register 0	IDR0	R/W	XXXXX _B		
003А23н	003В23н	003723н	003823н				XXXXXXXXB		
003А24н	003В24н	003724н	003824н				XXXXXXXXB		
003А25н	003В25н	003725н	003825н	ID vanistav 1	IDD4	R/W	XXXXXXXXB		
003А26н	003В26н	003726н	003826н	ID register 1	IDR1	H/VV	XXXXXB		
003А27н	003В27н	003727н	003827н				XXXXXXXXB		
003А28н	003В28н	003728н	003828н				XXXXXXXX		
003А29н	003В29н	003729н	003829н	ID register 2	IDDa	DR2 R/W	XXXXXXXXB		
003А2Ан	003В2Ан	00372Ан	00382Ан	1D register 2	IDNZ		XXXXXв		
003А2Вн	003В2Вн	00372Вн	00382Вн				XXXXXXXXB		
003А2Сн	003В2Сн	00372Сн	00382Сн				XXXXXXXX		
003А2Dн	003В2Dн	00372Dн	00382Dн	ID register 3	IDDa	IDR3 R/W	XXXXXXX		
003А2Ен	003В2Ен	00372Ен	00382Ен	To register 5	10110		XXXXX _B		
003А2Гн	003В2Гн	00372Fн	00382Fн				XXXXXXX		
003А30н	003В30н	003730н	003830н				XXXXXXXXB		
003А31н	003В31н	003731н	003831н	ID register 4	IDB4	IDR4	IDR4	R/W	XXXXXXX
003А32н	003В32н	003732н	003832н	i Diregioter i	15111	1000	XXXXXB		
003А33н	003В33н	003733н	003833н				XXXXXXX		
003А34н	003В34н	003734н	003834н				XXXXXXX		
003А35н	003В35н	003735н	003835н	ID register 5	IDR5	R/W	XXXXXXX		
003А36н	003В36н	003736н	003836н	in regions: c	.5.10		ХХХХХв		
003А37н	003В37н	003737н	003837н				XXXXXXX		
003А38н	003В38н	003738н	003838н				XXXXXXXXB		
003А39н	003В39н	003739н	003839н	ID register 6	IDR6	R/W	XXXXXXX		
003АЗАн	003В3Ан	00373Ан	00383Ан				XXXXXB		
003АЗВн	003В3Вн	00373Вн	00383Вн				XXXXXXX		
003А3Сн	003В3Сн	00373Сн	00383Сн				XXXXXXXXB		
003АЗДн	003В3Дн	00373Dн	00383Dн	ID register 7	IDR7	R/W	XXXXXXX		
003А3Ен	003В3Ен	00373Ен	00383Ен	383Ен			XXXXXB		
003А3Гн	003В3Гн	00373Fн	00383Fн				XXXXXXXX		


List of Message Buffers (Data register)							
CANO	1	ress CAN2	CANO	Register	Abbre- viation	Access	Initial Value
САN0 003A80н	САN1 003В80н	003780 _H	САN3 003880н		Viation		XXXXXXXXB
to	to	to	to	Data register 0 (8 bytes)	DTR0	R/W	to
003А87н	003В87н	003787н	003887н				XXXXXXXXB
003A88н to	003B88н to	003788⊦ to	003888⊦ to	Data register 1 (8 bytes)	DTR1	R/W	XXXXXXXXB to
003A8Fн	003B8Fн	00378Fн	00388Fн	Data register 1 (6 bytes)	Diiti	11/ V V	XXXXXXXX
003А90н	003В90н	003790н	003890н	D	DEDA	5.44	XXXXXXXXB
to 003A97⊦	to 003В97н	to 003797⊦	to 003897⊦	Data register 2 (8 bytes)	DTR2	R/W	to XXXXXXXXB
003А98н	003В98н	003798н	003898н				XXXXXXXX
to 003A9Fн	to 003В9Fн	to 00379F⊦	to 00389F⊬	Data register 3 (8 bytes)	DTR3	R/W	to XXXXXXXXB
003АЭГН	003ВА0н	003791 н 0037A0н	0038А0н				XXXXXXXXX
to	to	to	to	Data register 4 (8 bytes)	DTR4	R/W	to
003АА7н	003ВА7н	0037А7н	0038А7н				XXXXXXXXB
003AA8н to	003BA8н to	0037A8н to	0038A8н to	Data register 5 (8 bytes)	DTR5	R/W	XXXXXXXXB to
003ААҒн	003ВАГн	0037АГн	0038АҒн	, , ,			XXXXXXX
003AB0н to	003BB0н to	0037B0н to	0038B0н to	Data register 6 (8 bytes)	DTR6	R/W	XXXXXXXXB to
003АВ7н	003ВВ7н	0037В7н	0038В7н	Data register 6 (6 bytes)	DITIO	11/ V V	XXXXXXXX
003АВ8н	003ВВ8н	0037В8н	0038В8н	D	DTD7	D.444	XXXXXXXXB
to 003ABF⊦	to 003BBFн	to 0037BFн	to 0038ВFн	Data register 7 (8 bytes)	DTR7	R/W	to XXXXXXXXB
003АС0н	003ВС0н	0037С0н	0038С0н				XXXXXXXX
to 003AС7н	to 003ВС7н	to 0037С7н	to 0038С7н	Data register 8 (8 bytes)	DTR8	R/W	to XXXXXXXXB
003AC8н	003ВС8н	0037С8н	0038С8н				XXXXXXXX
to	to	to	to	Data register 9 (8 bytes)	DTR9	R/W	to XXXXXXXXB
003ACFн 003AD0н	003BCFн 003BD0н	0037CFн 0037D0н	0038CFн 0038D0н				XXXXXXXXB
to	to	to	to	Data register 10 (8 bytes)	DTR10	R/W	to
003AD7н		0037D7н	0038D7н				XXXXXXXX
003AD8н to	003BD8н to	0037D8н to	0038D8н to	Data register 11 (8 bytes)	DTR11	R/W	XXXXXXXXB to
003ADFн	003BDFн	0037DFн	0038DFн				XXXXXXXXB
003AE0н to	003BE0н to	0037E0н to	0038E0н to	Data register 12 (8 bytes)	DTR12	R/W	XXXXXXXX _B
003AE7н	003BE7н	0037E7н	0038Е7н	Data register 12 (6 bytes)	DITTIZ	I 1/ V V	XXXXXXXXX
003АЕ8н	003ВЕ8н	0037Е8н	0038Е8н		57546	5.44	XXXXXXXXB
to 003AEF _H	to 003BEF⊦	to 0037ЕFн	to 0038ЕFн	Data register 13 (8 bytes)	DTR13	R/W	to XXXXXXXXB
003AF0н	003BF0н	0037F0н	0038F0н				XXXXXXXX
to 003AF7н	to 003BF7н	to 0037F7⊦	to 0038F7⊦	Data register 14 (8 bytes)	DTR14	R/W	to XXXXXXXXB
003AF8н	003BF8н	0037Г7н 0037F8н	0038F8н				XXXXXXXXX
to	to	to	to	Data register 15 (8 bytes)	DTR15	R/W	to
003AFFн	003BFFн	0037FFн	0038FFн				XXXXXXXXB

4. AC Characteristics

(1) Clock timing

(Vcc = 5.0 V $\pm 10\%$, Vss = DVss = AVss = 0.0 V, Ta = -40 °C to +105 °C)


Doromotor	Symbol	Pin name	Condi-		Value		Unit	Remarks
Parameter	Symbol	Pinname	tions	Min	Тур	Max	Unit	nemarks
				3	_	16	MHz	1/2 (PLL stopped) When using the oscillator circuit
				3	_	32	MHz	1/2 (PLL stopped) When using an external clock
Ola ala fua accessa	Fc	X0, X1		4		32	MHz	PLL multiplied by 1
Clock frequency				3	_	16	MHz	PLL multiplied by 2
				3	_	10.7	MHz	PLL multiplied by 3
				3	_	8	MHz	PLL multiplied by 4
				3		5.33	MHz	PLL multiplied by 6
				3		4	MHz	PLL multiplied by 8
	FLC	X0A, X1A			32.768	_	kHz	
	tcyL	X0, X1		62.5		333	ns	When using an oscillator
Clock cycle time				31.25		333	ns	External clock input
	tlcyl	X0A, X1A			30.5	_	μs	
Input clock pulse width	Pwh, Pwl	X0		5	_	_	ns	Use duty ratio of $50\% \pm 3\%$ as a guideline
Width	Pwlh, Pwll	X0A		_	15.2	_	μs	
Input clock rise and fall time	tcr, tcf	X0				5	ns	When using an external clock signal
Internal operating clock frequency	Fcp	_		1.5	_	32	MHz	Using main clock (PLL clock)
Clock frequency	FLCP	_		_	8.192	_	kHz	Using sub clock
Internal operating clock cycle time	tcp	_		31.25	_	666	ns	Using main clock (PLL clock)
Clock Cycle tille	t LCP	_			122.1		μs	Using sub clock



(7) Low voltage detection


 $(V_{SS} = AV_{SS} = 0.0 \text{ V}, T_A = -40 ^{\circ}\text{C to } +105 ^{\circ}\text{C})$

	Symbol	Pin name	Conditions	Value				
Parameter				Min	Тур	Max	Unit	Remarks
Detection voltage	V _{DL}	VCC	_	4.0	4.2	4.4	V	Flash memory product, during voltage drop
				3.7	4.0	4.3	V	Evaluation product, during voltage drop
Hysteresis width	V _{HYS}	VCC	_	190			mV	Flash memory product, during voltage rise
				0.1			٧	Evaluation product, during voltage rise
Power supply voltage change rate	dV/dt	VCC	_	- 0.1	_	+ 0.1	V/μs	Flash memory product, dV/dt at low voltage reset
				-0.004		+ 0.004	V/µs	Flash memory product, dV/dt at standard value of low voltage detection/release voltage
				- 0.1	_	+ 0.02	V/µs	Evaluation product
Detection delay time	td	_	_	_	_	3.2	μs	Flash memory product, when $dV/dt \le 0.004 \ V/\mu s$
						35	μs	Evaluation product




• Notes on the external impedance and sampling time of analog inputs

A/D converter with sample and hold circuit. If the external impedance is too high to keep sufficient sampling time, the analog voltage charged to the internal sample and hold capacitor is insufficient, adversely affecting A/D conversion precision. Therefore, to satisfy the A/D conversion precision standard, consider the relationship between the external impedance and minimum sampling time and either adjust the register value and operating frequency or decrease the external impedance so that the sampling time is longer than the minimum value. If the sampling time is still not sufficient, connect a capacitor of about 0.1 μ F to the analog input pin.




- The relationship between the external impedance and minimum sampling time
- At $4.5 \text{ V} \leq \text{AVcc} \leq 5.5 \text{ V}$

(External impedance = $0 \text{ k}\Omega$ to $100 \text{ k}\Omega$)




• At 4.0 V \leq AVcc \leq 4.5 V


(External impedance = $0 \text{ k}\Omega$ to $100 \text{ k}\Omega$)



(External impedance = $0 \text{ k}\Omega$ to $20 \text{ k}\Omega$)



(External impedance = $0 \text{ k}\Omega$ to $20 \text{ k}\Omega$)



About errors

As |AVRH - AVss| becomes smaller, the relative errors grow larger.

6. Flash Memory Program/Erase Characteristics

Parameter	Conditions	Value			Unit	Remarks	
Parameter	Conditions	Min	Тур	Max	Oilit	nemarks	
Sector erase time	T _A = + 25 °C	_	0.9	3.6	s	Excludes pre-programming before erase	
Word (16-bit width) programming time	Vcc = 5.0 V	_	23	370	μs	Excludes system-level overhead	
Chip programming time	$T_A = +25 ^{\circ}C$, $V_{CC} = 5.0 V$	_	3.4	55	s		
Erase/program cycle	_	10000	_	_	cycle		
Flash memory data retention time	Average T _A = + 85 °C	20		_	year	*	

 $^{^*}$: This value is calculated from the results of evaluating the reliability of the technology (using Arrhenius equation to translate high temperature measurements into normalized value at + 85 $^{\circ}$ C).

■ ORDERING INFORMATION

Part number	Package	Remarks
MB90F922NCPMC MB90F922NCSPMC MB90922NCSPMC MB90F923NCPMC MB90F923NCSPMC MB90F924NCPMC MB90F924NCPMC	120-pin plastic LQFP (FPT-120P-M21)	
MB90V920-101CR MB90V920-102CR	299-pin ceramic PGA (PGA-299C-A01)	For evaluation