



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	F ² MC-16LX
Core Size	16-Bit
Speed	32MHz
Connectivity	CANbus, LINbus, UART/USART
Peripherals	LCD, LVD, POR, PWM, WDT
Number of I/O	93
Program Memory Size	256KB (256K x 8)
Program Memory Type	Mask ROM
EEPROM Size	-
RAM Size	10K x 8
Voltage - Supply (Vcc/Vdd)	4V ~ 5.5V
Data Converters	A/D 8x8/10b
Oscillator Type	External
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	120-LQFP
Supplier Device Package	120-LQFP (16x16)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb90922ncspmc-gs-155e1

16-bit Microcontroller

CMOS

F²MC-16LX MB90920 Series

MB90F922NC/F922NCS/922NCS/F923NC/F923NCS/MB90F924NC/F924NCS/V920-101/V920-102

■ DESCRIPTION

The MB90920 series is a family of general-purpose FUJITSU SEMICONDUCTOR 16-bit microcontrollers designed for applications such as vehicle instrument panel control.

The instruction set retains the AT architecture from the F²MC-8L and F²MC-16LX families, with further refinements including high-level language instructions, extended addressing modes, improved multiplication and division operations (signed), and bit processing. In addition, long word processing is made possible by the inclusion of a built-in 32-bit accumulator.

Note: F²MC is the abbreviation of FUJITSU Flexible Microcontroller.

■ FEATURES

Clock

Built-in PLL clock frequency multiplication circuit.

Selection of machine clocks (PLL clocks) is allowed among frequency division by two on oscillation clock, and multiplication of 1 to 8 times of oscillation clock (for 4 MHz oscillation clock, 4 MHz to 32 MHz).

Operation by sub clock (up to 50 kHz: 100 kHz oscillation clock divided by two) is allowed.

• 16-bit input capture (8 channels)

Detects rising, falling, or both edges.

16-bit capture register \times 8

The value of a 16-bit free-run timer counter is latched upon detection of an edge input to pin and an interrupt request is generated.

(Continued)

For the information for microcontroller supports, see the following web site.

This web site includes the "Customer Design Review Supplement" which provides the latest cautions on system development and the minimal requirements to be checked to prevent problems before the system development.

http://edevice.fujitsu.com/micom/en-support/



(Continued)

• 16-bit reload timer (4 channels)

16-bit reload timer operation (select toggle output or one-shot output)

Selectable event count function

• Real time watch timer (main clock)

Operates directly from oscillator clock.

Interrupt can be generated by second/minute/hour/date counter overflow.

• PPG timer (6 channels)

Output pins (3 channels), external trigger input pin (1 channel)

Operation clock frequencies: fcp, fcp/22, fcp/24, fcp/26

Delay interrupt

Generates interrupt for task switching.

Interrupts to CPU can be generated/cleared by software setting.

• External interrupts (8 channels)

8-channel independent operation

Interrupt source setting available: "L" to "H" edge/ "H" to "L" edge/ "L" level/ "H" level.

• 8/10-bit A/D converter (8 channels)

Conversion time : $3 \mu s$ (at $f_{CP} = 32 \text{ MHz}$)

External trigger activation available (P50/INT0/ADTG)

Internal timer activation available (16-bit reload timer 1)

• UART(LIN/SCI) (4 channels)

Equipped with full duplex double buffer

Clock-asynchronous or clock-synchronous serial transfer is available

• CAN interface (4 channels: CAN0 and CAN2, and CAN1 and CAN3 share transmission and reception pins, and interrupt control registers).

Conforms to CAN specifications version 2.0 Part A and B.

Automatic resend in case of error.

Automatic transfer in response to remote frame.

16 prioritized message buffers for data and ID

Multiple message support

Flexible configuration for receive filter: Full bit compare/full bit mask/two partial bit masks

Supports up to 1 Mbps

CAN wakeup function (RX connected to INT0 internally)

• LCD controller/driver (32 segment x 4 common)

Segment driver and command driver with direct LCD panel (display) drive capability

• Reset on detection of low voltage/program loop

Automatic reset when low voltage is detected

Program looping detection function

Stepping motor controller (4 channels)

High current output for each channel × 4

Synchronized 8/10-bit PWM for each channel × 2

• Sound generator (2 channels)

8-bit PWM signal mixed with tone frequency from 8-bit reload counter.

PWM frequencies: 125 kHz, 62.5 kHz, 31.2 kHz, 15.6 kHz (at fcp = 32 MHz)

Tone frequencies: PWM frequency /2/, divided by (reload frequency +1)

· Input/output ports

General-purpose input/output port (CMOS output) 93 ports

• Function for port input level selection

Automotive/CMOS-Schmitt

• Flash memory security function

Protects the contents of Flash memory (Flash memory product only)

■ PRODUCT LINEUP

Type	Part number	MB90	MB90	MB90	MB90	MB90	MB90	MB90	MB90	MB90	
Flash memory product	Parameter	F922NC	F922NCS	F923NC	F923NCS	F924NC	F924NCS	922NCS	V920-101	V920-102	
PLL clock multiplier circuit (× 1, × 2, × 3, × 4, × 8, 1/2 when PLL stopped)	Туре		Flash memory product ROM Evaluation product								
Minimum instruction execution time 31.25 ns (with 4 MHz oscillation clock × 8)	CPU				F ² N	IC-16LX C	PU				
ROM	System clock			•	•					,	
ROM	Sub clock pins (X0A, X1A)	Yes	No	Yes	No	Yes	No	No	No	Yes	
No No No No No No No No	ROM		-		-		-		Exte	ernal	
CD controller 32 segment × 4 common	RAM	10 K	bytes	16 K	(bytes	24 K	bytes		30 K	bytes	
LIN-UART CAN interface 4 channels 16-bit input capture 16-bit free-run timer Real time watch timer 16-bit PPG timer External interrupt 8 channels 8/10-bit A/D converter LOW-voltage/ CPU operating detection reset Stepping motor controller Sound generator Flash memory security Operating voltage 4 channels UART (LIN/SCI) 4 channels 4 channels 4 channels 4 channels 8 channels No No 4 channels	I/O port	91 ports	93 ports	91 ports	93 ports	91 ports	93 ports	93 ports	93 ports	91 ports	
CAN interface 4 channels 16-bit input capture 8 channels 16-bit reload timer 4 channels 16-bit free-run timer 1 channel Real time watch timer 6 channels External interrupt 8 channels 8/10-bit A/D converter Low-voltage/ CPU operating detection reset Stepping motor controller Sound generator Plash memory security Flash memory security Operating voltage 4 channels 4 channels 4 channels	LCD controller				32 segr	$nent \times 4c$	ommon				
16-bit input capture 16-bit reload timer 16-bit free-run timer 16-bit free-run timer 1	LIN-UART				UART (LI	N/SCI) 4	channels				
input capture 16-bit reload timer 16-bit free-run timer Real time watch timer 16-bit PPG timer External interrupt 8 channels 8/10-bit A/D converter Low-voltage/ CPU operating detection reset Stepping motor controller Sound generator Flash memory security Operating voltage 4 channels 8 channels 8 channels No 4 channels	CAN interface		4 channels								
reload timer 16-bit free-run timer Real time watch timer 16-bit PPG timer External interrupt 8 channels 8/10-bit A/D converter Low-voltage/ CPU operating detection reset Stepping motor controller Sound generator Flash memory security Operating voltage 4 channels 4 channels 4 channels	16-bit input capture		8 channels								
timer Real time watch timer 1 channel 2 channels 1 channels 1 channel 2 channels 1 channel 1 channel 2 channels 2 channels 2 channels 2 channels 2 channels 4 channels	16-bit reload timer		4 channels								
timer 1 channel 16-bit PPG timer 6 channels External interrupt 8 channels 8/10-bit A/D converter Low-voltage/ CPU operating detection reset Stepping motor controller Sound generator Flash memory security Operating voltage 4.0 V to 5.5 V 4.5 V to 5.5 V	16-bit free-run timer					1 channel					
External interrupt 8 channels 8/10-bit A/D converter Low-voltage/ CPU operating detection reset Stepping motor controller Sound generator Flash memory security Operating voltage 4 channels 4 channels	Real time watch timer					1 channel					
8/10-bit A/D converter Low-voltage/ CPU operating detection reset Stepping motor controller Sound generator Flash memory security Operating voltage 4.0 V to 5.5 V 8 channels No 4 channels	16-bit PPG timer				(6 channels	6				
A/D converter Low-voltage/ CPU operating detection reset Stepping motor controller Sound generator Flash memory security Operating voltage 4.0 V to 5.5 V AND converter 8 channels No No 4 channels 2 channels — 4.5 V to 5.5 V	External interrupt				8	3 channels	3				
CPU operating detection reset Stepping motor controller Sound generator Flash memory security Operating voltage Yes No 4 channels 2 channels — 4.0 V to 5.5 V No 4 channels	8/10-bit A/D converter				8	3 channels	3				
Sound generator Flash memory security Operating voltage 4 channels 2 channels — 4.5 V to 5.5 V	Low-voltage/ CPU operating detection reset		Yes No								
Flash memory security Operating voltage 4.0 V to 5.5 V 4.5 V to 5.5 V	Stepping motor controller		4 channels								
Operating voltage 4.0 V to 5.5 V 4.5 V to 5.5 V	Sound generator		2 channels								
voltage 4.0 v to 5.5 v 4.5 v to 5.5 v	Flash memory security		Yes —								
Package LQFP-120 PGA-299	Operating voltage			4.	.0 V to 5.5 \	/			4.5 V t	o 5.5 V	
	Package				LQFP-120				PGA	\-299	


Pin no.	Pin name	I/O circuit type*1	Function
06	PD2		General-purpose I/O port
26	SCK2	- I	UART ch.2 serial clock I/O pin
07	PD3		General-purpose I/O port
27	SIN3	. J	UART ch.3 serial data input pin
00	PD4		General-purpose I/O port
28	SOT3	1	UART ch.3 serial data output pin
20	PD5		General-purpose I/O port
29	SCK3	1	UART ch.3 serial clock I/O pin
30	PD6		General-purpose I/O port
30	TOT2	1	16-bit reload timer ch.2 TOT output pin
56	PE0		General-purpose I/O port
56	TOT3	- 	16-bit reload timer ch.3 TOT output pin
F7	PE1		General-purpose I/O port
57	TIN3	- I	16-bit reload timer ch.3 TIN input pin
64	PE2		General-purpose I/O port
04	SGO1	1	Sound generator ch.1 SGO output pin
62	RSTO	N	Internal reset signal output pin
65, 75, 85	DVCC	_	Power supply input pins dedicated for high current output buffer
66, 76, 86	DVSS	_	Power supply GND pins dedicated for high current output buffer
35	AVCC	_	A/D converter dedicated power supply input pin
38	AVSS	_	A/D converter dedicated power supply GND pin
36	AVRH	_	A/D converter Vref+ input pin. Vref- is fixed to AVSS.
89	MD0	D	Mode setting input pin. Connect to VCC pin.
88	MD1	D	Mode setting input pin. Connect to VCC pin.
87	MD2	D/E*2	Mode setting input pin. Connect to VSS pin.
17	С	_	External capacitor pin. Connect a 0.1 μF capacitor between this pin and the VSS pin.
15, 105	VCC	_	Power supply input pins
16, 47, 106	VSS		GND power supply pins

^{*1 :} For I/O circuit type, refer to "■ I/O CIRCUIT TYPES".

^{*2 :} The I/O circuit type is D for Flash memory products and E for evaluation products.

Туре	Circuit	Remarks
Н	P-ch Pout N-ch Nout Analog input CMOS hysteresis input Standby control signal or analog input enable signal Automotive input Standby control signal or analog input enable signal	A/D converter input common general-purpose port • CMOS output (IoH/IoL = ± 4 mA) • CMOS hysteresis input (VH/VIL = 0.8 Vcc/0.2 Vcc) • Automotive input (VH/VIL = 0.8 Vcc/0.5 Vcc)
I	P-ch Pout Nout CMOS hysteresis input Standby control signal Automotive input Standby control signal	General-purpose port CMOS output (IoH/IoL = ± 4 mA) CMOS hysteresis input (VIH/VIL = 0.8 Vcc/0.2 Vcc) Automotive input (VIH/VIL = 0.8 Vcc/0.5 Vcc)
J	P-ch Nout CMOS hysteresis input Standby control signal Automotive input Standby control signal CMOS input (SIN) Standby control signal	General-purpose port (serial input) • CMOS output (IoH/IoL = ± 4 mA) • CMOS hysteresis input (VIH/VIL = 0.8 Vcc/0.2 Vcc) • CMOS input (SIN) (VIH/VIL = 0.7 Vcc/0.3 Vcc) • Automotive input (VIH/VIL = 0.8 Vcc/0.5 Vcc)

■ BLOCK DIAGRAM



Address	Register name	Symbol	Read/write	Resource name	Initial value
000024н		00010	R/W		XXXXXXXXB
000025н	Compare clear register	CPCLR	R/W		XXXXXXXXB
000026н	Time and data was into a	TODT	R/W	16-bit	00000000в
000027н	Timer data register	TCDT	R/W	free-run timer	00000000в
000028н	Lower timer control status register	TCCSL	R/W		00000000в
000029н	Higher timer control status register	TCCSH	R/W		01-00000в
00002Ан	Lower PPG0 control status register	PCNTL0	R/W	16 hit DDC0	00000000в
00002Вн	Higher PPG0 control status register	PCNTH0	R/W	16-bit PPG0	0000001в
00002Сн	Lower PPG1 control status register	PCNTL1	R/W	16 hit DDC1	00000000в
00002Dн	Higher PPG1 control status register	PCNTH1	R/W	16-bit PPG1	0000001в
00002Ен	Lower PPG2 control status register	PCNTL2	R/W	16 hit DDC0	0000000В
00002Fн	Higher PPG2 control status register	PCNTH2	R/W	16-bit PPG2	0000001в
000030н	External interrupt enable	ENIR	R/W		00000000в
000031н	External interrupt request	EIRR	R/W	External interrupt	00000000в
000032н	Lower external interrupt level	ELVRL	R/W	External interrupt	00000000в
000033н	Higher external interrupt level	ELVRH	R/W		00000000в
000034н	Serial mode register 0	SMR0	R/W, W		00000000в
000035н	Serial control register 0	SCR0	R/W, W		0000000В
000036н	Reception/transmission data register 1	RDR0/ TDR0	R/W		0000000В
000037н	Serial status register 0	SSR0	R/W, R	UART	00001000в
000038н	Extended communication control register 0	ECCR0	R/W, R	(LIN/SCI) 0	000000XXB
000039н	Extended status control register 0	ESCR0	R/W		00000100в
00003Ан	Baud rate generator register 00	BGR00	R/W		0000000В
00003Вн	Baud rate generator register 01	BGR01	R/W, R		0000000В
00003Сн to 00003Fн		(Disab	led)		
000040н to 00004Fн	Area reserved for CAN C	ontroller 0. R	efer to " ■ CA	IN CONTROLLERS"	
000050н	Lower timer control status register 0	TMCSR0L	R/W		0000000В
000051н	Higher timer control status register 0	TMCSR0H	R/W	16-bit reload timer	ХХХ10000в
000052н	Timer register 0/relead register 0	TMR0/	DAM	0	XXXXXXXXB
000053н	Timer register 0/reload register 0	TMRLR0	R/W		XXXXXXXXB

Address	Register name	Symbol	Read/write	Resource name	Initial value							
000083н		(Disab	led)		•							
000084н	PWM control register 2	PWC2	R/W	Stepping motor controller 2	000000Х0в							
000085н		(Disabled)										
000086н	PWM control register 3	PWC3	R/W	Stepping motor controller 3	000000Х0в							
000087н		(Disab	led)		•							
000088н	LCD output control register 3	LOCR3	R/W	LCDC	XXXXX111 _B							
000089н		(Disab	led)		•							
00008Ан	A/D setting register 0	ADSR0	R/W	A/D convertor	0000000В							
00008Вн	A/D setting register 1	ADSR1	R/W	A/D converter	0000000В							
00008Сн	Port input level select 0	PIL0	R/W		0000000В							
00008Dн	Port input level select 1	PIL1	R/W	Port input level select	XXXX0000B							
00008Ен	Port input level select 2	PIL2	R/W	301001	XXXX0000B							
00008Fн to 00009Dн		(Disab	led)									
00009Ен	Program address detection control register	PACSR	R/W	Address match detection	XXXX0X0X _B							
00009Fн	Delayed Interrupt/Release Register	DIRR	R/W	Delay interrupt	XXXXXXX0 _B							
0000А0н	Power saving mode control register	LPMCR	R/W	Power saving	00011000в							
0000А1н	Clock select register	CKSCR	R/W, R	control circuit	11111100в							
0000A2н to 0000A7н		(Disab	led)									
0000А8н	Watchdog timer control register	WDTC	R, W	Watchdog timer	XXXXX111 _B							
0000А9н	Time-base timer control register	TBTC	R/W, W	Time-base timer	1XX00100 _B							
0000ААн	Watch timer control register	WTC	R/W, W, R	Watch timer (sub clock)	10001000в							
0000ABн to 0000ADн	(Disabled)											
0000АЕн	Flash memory control status register	FMCS	R/W	Flash interface	000Х0000в							
0000АГн		(Disab	led)									

Address	Register name	Symbol	Read/write	Resource name	Initial value							
003700н					1							
to	Area reserved for CAN C	Controller 2. R	efer to " ■ CA	N CONTROLLERS"								
0037FFн												
003800н to	Area received for CAN C	Controller 2 D	ofor to "■ CA	NI CONTDOLLEDO"								
0038FFн	Area reserved for CAN Controller 3. Refer to "■ CAN CONTROLLERS"											
003900н												
to	(Disabled)											
00391Fн			, ,									
003920н	PPG0 down counter register	PDCR0	R		11111111В							
003921н	The do down obtained regions.	1 20110		16-bit PPG0	111111111							
003922н	PPG0 cycle setting register	PCSR0	W	10 51(11 00	111111111							
003923н	Trade dydic setting register	1 00110			111111111							
003924н	PPG0 duty setting register	PDUT0	W		0000000В							
003925н	Prad daty setting register	PDOTO	VV	16-bit PPG0	0000000В							
003926н	PPG0 output division setting register	PPGDIV0	R/W, R		11111100в							
003927н		(Disabl	ed)									
003928н	DDO4 dever country as sister	DDCD4	Б		111111111							
003929н	PPG1 down counter register	PDCR1	R		111111111							
00392Ан	DDO4 I W II	D00D4	147		111111111							
00392Вн	PPG1 cycle setting register	PCSR1	W	16-bit PPG1	111111111							
00392Сн		DD1174			0000000в							
00392Dн	PPG1 duty setting register	PDUT1	W		0000000в							
00392Ен	PPG1output division setting register	PPGDIV1	R/W, R		11111100в							
00392Fн	,	(Disabl	ed)		1							
003930н		<u> </u>			111111111							
003931н	PPG2 down counter register	PDCR2	R		111111111							
003932н					11111111 _B							
003933н	PPG2 cycle setting register	PCSR2	W	16-bit PPG2	11111111В							
003934н					0000000B							
003935н	PPG2 duty setting register	PDUT2	W		0000000							
003936н	PPG2 output division setting register	PPGDIV2	R/W, R		11111100в							
003937н	,		, , , , ,		1							
to		(Disabl	ed)									
00393Fн			, '		1							
003940н	Input capture register 4	IPCP4	R		XXXXXXXXB							
003941н	par saprare register i	5	.,	Input capture 4/5	XXXXXXX							
003942н	Input capture register 5	IPCP5	R	par captaro =/0	XXXXXXXXB							
003943н	In particular of regional of	5. 5			XXXXXXXXB							

Address	Register name	Symbol	Read/write	Resource name	Initial value
003944н		IDODO	_		XXXXXXXX
003945н	Input capture register 6	IPCP6	R	L	XXXXXXXX
003946н	I I I	capture register 7 IPCP7 R		Input capture 6/7	XXXXXXX
003947н	input capture register /				XXXXXXXX
003948н to 00394Fн		(Disab	led)		
003950н	Minute data ragistar 2/Paland ragistar 2	TMR2/	R/W	16-bit reload timer	XXXXXXXX
003951н	Minute data register 2/Reload register 2	TMRLR2	IT/VV	2	XXXXXXXXB
003952н	Minute data register 2/Paland register 2	TMR3/	R/W	16-bit reload timer	XXXXXXX
003953н	Minute data register 3/Reload register 3	TMRLR3	IT/VV	3	XXXXXXX
003954н to 003957н		(Disab	led)		
003958н					XXXXXXXXB
003959н	Sub second data register	WTBR	R/W		XXXXXXX
00395Ан				Real time	XXXXXXX
00395Вн	Second data register	WTSR	R/W	watch timer	ХХ000000в
00395Сн	Minute data register	WTMR	R/W		ХХ000000в
00395Dн	Hour data register	WTHR	R/W		XXX00000B
00395Ен	Day data register	WTDR	R/W		00Х00001в
00395Fн		(Disab	led)		
003960н					XXXXXXXXB
003961н					XXXXXXX
003962н					XXXXXXX
003963н					XXXXXXX
003964н					XXXXXXX
003965н					XXXXXXX
003966н				LCD	XXXXXXXXB
003967н	LCD display RAM	VRAM	R/W	controller/	XXXXXXX
003968н				driver	XXXXXXX
003969н					XXXXXXXXB
00396Ан					XXXXXXX
00396Вн					XXXXXXX
00396Сн					XXXXXXX
00396Dн					XXXXXXX
00396Ен					XXXXXXXXB
00396Fн					(Continued

List of Message Buffers (DLC Registers)


	Add	ress		Pogistor	Abbrevia-	Access	Initial Value	
CAN0	CAN1	CAN2	CAN3	Register	tion	Access	miliai value	
003А60н	003В60н	003760н	003860н	DLC register 0	DLCR0	R/W	XXXX _B	
003А61н	003В61н	003761н	003861н	DLC register 0	DLCHU		XXX B	
003А62н	003В62н	003762н	003862н	DLC register 1	DLCR1	R/W	XXXX _B	
003А63н	003В63н	003763н	003863н	DLC register i	DLCHI	□/ VV	XXX B	
003А64н	003В64н	003764н	003864н	DLC register 2	DLCR2	R/W	VVV ₂	
003А65н	003В65н	003765н	003865н	DLC register 2	DLUNZ	□/ VV	XXXX _В	
003А66н	003В66н	003766н	003866н	DLC register 2	DI CD2	R/W	XXXX _B	
003А67н	003В67н	003767н	003867н	DLC register 3	DLCR3	□/ VV	XXX B	
003А68н	003В68н	003768н	003868н	DLC register 4	DLCR4	R/W	XXXX _B	
003А69н	003В69н	003769н	003869н	DLC register 4	DLUN4	□/ VV	XXX B	
003А6Ан	003В6Ан	00376Ан	00386Ан	DI C register 5	DLCR5	R/W	XXXX _B	
003А6Вн	003В6Вн	00376Вн	00386Вн	DLC register 5	DLCho		XXX B	
003А6Сн	003В6Сн	00376Сн	00386Сн	DLC register 6	DLCR6	R/W	CB6 B/W	XXXX _B
003А6Dн	003В6Dн	00376Dн	00386Dн	DLC register 6	DECITO		XXX B	
003А6Ен	003В6Ен	00376Ен	00386Ен	DLC register 7	DLCR7	R/W	XXXX _B	
003А6Гн	003В6Гн	00376Fн	00386Fн	DLC register /	DLON	1 1/ V V	XXXXR	
003А70н	003В70н	003770н	003870н	DLC register 8	DLCR8	R/W	XXXX _B	
003А71н	003В71н	003771н	003871н	DLC register o	DLCho	1 1/ V V	XXXXB	
003А72н	003В72н	003772н	003872н	DLC register 9	DI ODO	R/W	XXXX _В	
003А73н	003В73н	003773н	003873н	DLC register 9	DLCR9	I¬/ VV	XXXB	
003А74н	003В74н	003774н	003874н	DLC register 10	DLCR10	R/W	XXXX _B	
003А75н	003В75н	003775н	003875н	DLO register 10	DECITIO	1 1/ V V	XXXXB	
003А76н	003В76н	003776н	003876н	DLC register 11	DLCR11	R/W	XXXX _B	
003А77н	003В77н	003777н	003877н	DLO register 11	DLOITI	1 1/ V V	XXXXB	
003А78н	003В78н	003778н	003878н	DLC register 12	DLCR12	R/W	XXXX _B	
003А79н	003В79н	003779н	003879н	DLC register 12	DLONIZ	I → / V V	XXXXB	
003А7Ан	003В7Ан	00377Ан	00387Ан	DLC register 13	DLCR13	R/W	XXXX _B	
003А7Вн	003В7Вн	00377Вн	00387Вн	DLO register 13	DECITIO	1 1/ V V	XXXXB	
003А7Сн	003В7Сн	00377Сн	00387Сн	DLC register 14	DLCR14	R/W	XXXX _B	
003А7Dн	003В7Dн	00377Dн	00387Dн	DEO legister 14	DLON14	1 1/ V V	VVVV R	
003А7Ен	003В7Ен	00377Ен	00387Ен	DLC register 15	DLCR15	R/W	XXXX _B	
003А7Гн	003В7Гн	00377Fн	00387Fн	DEO legister 10	DLONIO	1 1/ V V	VVVV R	

List of Message Buffers (Data register)

	Add	ress	LISUUI	Message Buffers (Data regis		Ahbro					
CAN0	CAN1	CAN2	CAN3	Register	viation	Access	Initial Value				
003A80н to 003A87н	003B80н to 003B87н	003780н to 003787н	003880н to 003887н	Data register 0 (8 bytes)	DTR0	R/W	XXXXXXXXB to XXXXXXXXB				
003A88н to 003A8Fн	003B88н to 003B8Fн	003788н to 00378Fн	003888н to 00388Fн	Data register 1 (8 bytes)	DTR1	R/W	XXXXXXXXB to XXXXXXXXB				
003A90н to 003A97н	003В90н to 003В97н	003790н to 003797н	003890н to 003897н	Data register 2 (8 bytes)	DTR2	R/W	XXXXXXXXB to XXXXXXXXB				
003A98н to 003A9Fн	003В98н to 003В9Fн	003798н to 00379Fн	003898н to 00389Fн	Data register 3 (8 bytes)	DTR3	R/W	XXXXXXXXB to XXXXXXXXB				
003AA0н to 003AA7н	003BA0н to 003BA7н	0037A0н to 0037A7н	0038A0н to 0038A7н	Data register 4 (8 bytes)	DTR4	R/W	XXXXXXXXB to XXXXXXXXB				
003AA8н to 003AAFн	003BA8н to 003BAFн	0037A8н to 0037AFн	0038A8н to 0038AFн	Data register 5 (8 bytes)	DTR5	R/W	XXXXXXXXB to XXXXXXXXXB				
003AB0н to 003AB7н	003BB0н to 003BB7н	0037B0н to 0037B7н	0038В0н to 0038В7н	Data register 6 (8 bytes)	DTR6	R/W	XXXXXXXXB to XXXXXXXXXB				
003AB8н to 003ABFн	003BB8н to 003BBFн	0037В8н to 0037ВFн	0038В8н to 0038ВFн	Data register 7 (8 bytes)	DTR7	R/W	XXXXXXXXB to XXXXXXXXXB				
003AC0н to 003AC7н	003BC0н to 003BC7н	0037C0н to 0037C7н	0038C0н to 0038C7н	Data register 8 (8 bytes)	DTR8	R/W	XXXXXXXXB to XXXXXXXXB				
003AC8н to 003ACFн	003BC8н to 003BCFн	0037С8н to 0037СFн	0038С8н to 0038СFн	Data register 9 (8 bytes)	DTR9	R/W	XXXXXXXXB to XXXXXXXXXB				
003AD0н to 003AD7н	003BD0н to 003BD7н	0037D0н to 0037D7н	0038D0н to 0038D7н	Data register 10 (8 bytes)	DTR10	R/W	XXXXXXXXB to XXXXXXXXXB				
003AD8н to 003ADFн	003BD8н to 003BDFн	0037D8н to 0037DFн	0038D8н to 0038DFн	Data register 11 (8 bytes)	DTR11	R/W	XXXXXXXXB to XXXXXXXXXB				
003AE0н to 003AE7н	003BE0н to 003BE7н	0037E0н to 0037E7н	0038E0н to 0038E7н	Data register 12 (8 bytes)	DTR12	R/W	XXXXXXXXB to XXXXXXXXXB				
003AE8н to 003AEFн	003BE8н to 003BEFн	0037E8н to 0037EFн	0038E8н to 0038EFн	Data register 13 (8 bytes)	DTR13	R/W	XXXXXXXXB to XXXXXXXXB				
003AF0н to 003AF7н	003BF0н to 003BF7н	0037F0н to 0037F7н	0038F0н to 0038F7н	Data register 14 (8 bytes)	DTR14	R/W	XXXXXXXXB to XXXXXXXXB				
003AF8н to 003AFFн	003BF8н to 003BFFн	0037F8н to 0037FFн	0038F8н to 0038FFн	Data register 15 (8 bytes)	DTR15	R/W	XXXXXXXXB to XXXXXXXXB				

(Continued)

- *5 : Average output current is defined as the average value of the current flowing through any one of the corresponding pins within a period of 100 ms. The "average value" can be calculated by multiplying the "operating current" by the "operating factor".
- *6 : Average total output current is defined as the average value of the current flowing through all of the corresponding pins within a period of 100 ms. The "average value" can be calculated by multiplying the "operating current" by the "operating factor".
- *7: Applicable to pins: P10 to P15,P50 to P57,P60 to P67,P70 to P77,P80 to P87,PC0 to PC7,PD0 to PD6, PE0 to PE2
 - Use within recommended operating conditions.
 - Use at DC voltage (current) .
 - The +B signal should always be applied with a limiting resistance placed between the +B signal and the microcontroller.
 - The value of the limiting resistance should be set so that when the +B signal is applied, the input current to the microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods.
 - Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input potential may pass through the protective diode and increase the potential at the Vcc pin, and this may affect other devices.
 - Note that if a +B signal is input when the microcontroller power supply is off (not fixed at 0 V), the microcontroller may partially malfunction on power supplied through the +B signal pin.
 - Note that if the +B input is applied during power-on, the power supply voltage may reach a level such that the power-on reset does not function due to the power supplied from the +B signal.
 - Care must be taken not to leave +B input pins open.
 - Note that analog system input/output pins (LCD drive pins, comparator input pins, etc.) cannot accept +B signal inputs.
 - Sample recommended circuit :




WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

2. Recommended Operating Conditions

(Vss = DVss = AVss = 0.0 V)

Parameter	Symbol	Val	ue	Unit	Remarks
Farameter	Syllibol	Min	Max	Oilit	nemarks
Power supply	Vcc	4.0	5.5	V	The low voltage detection reset operates when the power supply voltage reaches 4.2 V \pm 0.2 V.
voltage	AVcc DVcc	4.4	5.5	V	Maintain stop operation status The low voltage detection reset operates when the power supply voltage reaches 4.2 V \pm 0.2 V.
Smoothing capacitor*	Cs	0.1	1.0	μF	Use a ceramic capacitor or other capacitor of equivalent frequency characteristics. Use a capacitor with a capacitance greater than this capacitor as the bypass capacitor for the Vcc pin.
Operating temperature	Та	- 40	+ 105	°C	

^{*:} Refer to the following diagram for details on the connection of the smoothing capacitor Cs.



WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.


> Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.


(3) Power-on reset


 $(Vcc = 2.7 \text{ V to } 3.6 \text{ V}, Vss = 0.0 \text{ V}, T_A = -40 ^{\circ}\text{C to } +105 ^{\circ}\text{C})$

Parameter	Symbol	Pin	Conditions	Val	lue	Unit	Remarks
raiametei	Syllibol	name	Conditions	Min	Min Max		nemarks
Power supply rise time	t⊓			0.05	30	ms	
Power off time	toff	VCC	_	1		ms	Waiting time until power-on



Note: Extreme variations in power supply voltage may trigger a power-on reset. When the power supply voltage is changed during operation, it is recommended that increases in the voltage smoothed out as shown in the following diagram. The PLL clock of the device should not be in use when varying the voltage. However, the PLL clock may continue to be used if the rate of the voltage drop is 1 V/s or less.






(5) Timer input timing

 $(Vcc = 5.0 V\pm 10\%, Vss = AVss = 0.0 V, T_A = -40 °C to +105 °C)$

Parameter	Symbol	Pin name	Conditions	Value		Unit
				Min	Max	Offic
Input pulse width	tтıwн tтıwL	TIN0, TIN1, IN0 to IN3	_	4 tcp	_	ns

Note: tcp is the internal operating clock cycle time. Refer to "(1) Clock timing".



(2) Definition of terms

Resolution : Analog changes that are identifiable by the A/D converter.

Non-Linear error : The deviation of the straight line connecting the zero transition point

("00 0000 0000" \longleftrightarrow "00 0000 0001") with the full-scale transition point ("11 1111 1110" $\leftarrow \rightarrow$ "11 1111 1111") from actual conversion characteristics.


error


Differential linear : The deviation from the ideal value of the input voltage needed to change the output code by

1 LSB.

Total error : The total error is the difference between the actual value and the theoretical value,

and includes zero-transition error/full-scale transition error and linear error.





■ MAJOR CHANGES IN THIS EDITION

Page	Section	Change Results
12	■I/O CIRCUIT TYPE	Corrected the circuit type B.
20	■ HANDLING DEVICES	Added the following items;
31	■ I/O MAP	Corrected "Address: 003970н". Clock supervisor control register → (Disabled)
46	■ ELECTRICAL CHARACTERISTICS 3. DC Characteristics	Added the item for "LCD output impedance".
68	■ ORDERING INFORMATION	Corrected the part numbers; MB90V920-101 → MB90V920-101CR MB90V920-102 → MB90V920-102CR

The vertical lines marked in the left side of the page show the changes.