



Welcome to [E-XFL.COM](https://www.e-xfl.com)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Obsolete
Core Processor	F ² MC-16LX
Core Size	16-Bit
Speed	32MHz
Connectivity	CANbus, LINbus, UART/USART
Peripherals	LCD, LVD, POR, PWM, WDT
Number of I/O	93
Program Memory Size	256KB (256K x 8)
Program Memory Type	Mask ROM
EEPROM Size	-
RAM Size	10K x 8
Voltage - Supply (Vcc/Vdd)	4V ~ 5.5V
Data Converters	A/D 8x8/10b
Oscillator Type	External
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	120-LQFP
Supplier Device Package	120-LQFP (16x16)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb90922ncspmc-gs-155e1

16-bit Microcontroller

CMOS

F²MC-16LX MB90920 Series

**MB90F922NC/F922NCS/922NCS/F923NC/F923NCS/
MB90F924NC/F924NCS/V920-101/V920-102**

■ DESCRIPTION

The MB90920 series is a family of general-purpose FUJITSU SEMICONDUCTOR 16-bit microcontrollers designed for applications such as vehicle instrument panel control.

The instruction set retains the AT architecture from the F²MC-8L and F²MC-16LX families, with further refinements including high-level language instructions, extended addressing modes, improved multiplication and division operations (signed), and bit processing. In addition, long word processing is made possible by the inclusion of a built-in 32-bit accumulator.

Note : F²MC is the abbreviation of FUJITSU Flexible Microcontroller.

■ FEATURES

- Clock
 - Built-in PLL clock frequency multiplication circuit.
 - Selection of machine clocks (PLL clocks) is allowed among frequency division by two on oscillation clock, and multiplication of 1 to 8 times of oscillation clock (for 4 MHz oscillation clock, 4 MHz to 32 MHz).
 - Operation by sub clock (up to 50 kHz : 100 kHz oscillation clock divided by two) is allowed.
- 16-bit input capture (8 channels)
 - Detects rising, falling, or both edges.
 - 16-bit capture register × 8
 - The value of a 16-bit free-run timer counter is latched upon detection of an edge input to pin and an interrupt request is generated.

(Continued)

For the information for microcontroller supports, see the following web site.

This web site includes the "**Customer Design Review Supplement**" which provides the latest cautions on system development and the minimal requirements to be checked to prevent problems before the system development.

<http://edevic.fujitsu.com/micom/en-support/>

(Continued)

- 16-bit reload timer (4 channels)
16-bit reload timer operation (select toggle output or one-shot output)
Selectable event count function
- Real time watch timer (main clock)
Operates directly from oscillator clock.
Interrupt can be generated by second/minute/hour/date counter overflow.
- PPG timer (6 channels)
Output pins (3 channels), external trigger input pin (1 channel)
Operation clock frequencies : f_{CP} , $f_{CP}/2^2$, $f_{CP}/2^4$, $f_{CP}/2^6$
- Delay interrupt
Generates interrupt for task switching.
Interrupts to CPU can be generated/cleared by software setting.
- External interrupts (8 channels)
8-channel independent operation
Interrupt source setting available : “L” to “H” edge/ “H” to “L” edge/ “L” level/ “H” level.
- 8/10-bit A/D converter (8 channels)
Conversion time : 3 μ s (at $f_{CP} = 32$ MHz)
External trigger activation available (P50/INT0/ADTG)
Internal timer activation available (16-bit reload timer 1)
- UART(LIN/SCI) (4 channels)
Equipped with full duplex double buffer
Clock-asynchronous or clock-synchronous serial transfer is available
- CAN interface (4 channels : CAN0 and CAN2, and CAN1 and CAN3 share transmission and reception pins, and interrupt control registers).
Conforms to CAN specifications version 2.0 Part A and B.
Automatic resend in case of error.
Automatic transfer in response to remote frame.
16 prioritized message buffers for data and ID
Multiple message support
Flexible configuration for receive filter : Full bit compare/full bit mask/two partial bit masks
Supports up to 1 Mbps
CAN wakeup function (RX connected to INT0 internally)
- LCD controller/driver (32 segment x 4 common)
Segment driver and command driver with direct LCD panel (display) drive capability
- Reset on detection of low voltage/program loop
Automatic reset when low voltage is detected
Program looping detection function
- Stepping motor controller (4 channels)
High current output for each channel $\times 4$
Synchronized 8/10-bit PWM for each channel $\times 2$
- Sound generator (2 channels)
8-bit PWM signal mixed with tone frequency from 8-bit reload counter.
PWM frequencies : 125 kHz, 62.5 kHz, 31.2 kHz, 15.6 kHz (at $f_{CP} = 32$ MHz)
Tone frequencies : PWM frequency /2/ , divided by (reload frequency +1)
- Input/output ports
General-purpose input/output port (CMOS output) 93 ports
- Function for port input level selection
Automotive/CMOS-Schmitt
- Flash memory security function
Protects the contents of Flash memory (Flash memory product only)

■ PRODUCT LINEUP

<div>Part number</div> <div>Parameter</div>	MB90 F922NC	MB90 F922NCS	MB90 F923NC	MB90 F923NCS	MB90 F924NC	MB90 F924NCS	MB90 922NCS	MB90 V920-101	MB90 V920-102
Type	Flash memory product						MASK ROM product	Evaluation product	
CPU	F ² MC-16LX CPU								
System clock	PLL clock multiplier circuit (× 1, × 2, × 3, × 4, × 8, 1/2 when PLL stopped) Minimum instruction execution time 31.25 ns (with 4 MHz oscillation clock × 8)								
Sub clock pins (X0A, X1A)	Yes	No	Yes	No	Yes	No	No	No	Yes
ROM	Flash memory 256 Kbytes		Flash memory 384 Kbytes		Flash memory 512 Kbytes		256 K bytes	External	
RAM	10 Kbytes		16 Kbytes		24 Kbytes		10 K bytes	30 Kbytes	
I/O port	91 ports	93 ports	91 ports	93 ports	91 ports	93 ports	93 ports	93 ports	91 ports
LCD controller	32 segment × 4 common								
LIN-UART	UART (LIN/SCI) 4 channels								
CAN interface	4 channels								
16-bit input capture	8 channels								
16-bit reload timer	4 channels								
16-bit free-run timer	1 channel								
Real time watch timer	1 channel								
16-bit PPG timer	6 channels								
External interrupt	8 channels								
8/10-bit A/D converter	8 channels								
Low-voltage/ CPU operating detection reset	Yes						No		
Stepping motor controller	4 channels								
Sound generator	2 channels								
Flash memory security	Yes						—		
Operating voltage	4.0 V to 5.5 V						4.5 V to 5.5 V		
Package	LQFP-120						PGA-299		

(Continued)

Pin no.	Pin name	I/O circuit type*1	Function
26	PD2	I	General-purpose I/O port
	SCK2		UART ch.2 serial clock I/O pin
27	PD3	J	General-purpose I/O port
	SIN3		UART ch.3 serial data input pin
28	PD4	I	General-purpose I/O port
	SOT3		UART ch.3 serial data output pin
29	PD5	I	General-purpose I/O port
	SCK3		UART ch.3 serial clock I/O pin
30	PD6	I	General-purpose I/O port
	TOT2		16-bit reload timer ch.2 TOT output pin
56	PE0	I	General-purpose I/O port
	TOT3		16-bit reload timer ch.3 TOT output pin
57	PE1	I	General-purpose I/O port
	TIN3		16-bit reload timer ch.3 TIN input pin
64	PE2	I	General-purpose I/O port
	SGO1		Sound generator ch.1 SGO output pin
62	RSTO	N	Internal reset signal output pin
65, 75, 85	DVCC	—	Power supply input pins dedicated for high current output buffer
66, 76, 86	DVSS	—	Power supply GND pins dedicated for high current output buffer
35	AVCC	—	A/D converter dedicated power supply input pin
38	AVSS	—	A/D converter dedicated power supply GND pin
36	AVRH	—	A/D converter Vref+ input pin. Vref- is fixed to AVSS.
89	MD0	D	Mode setting input pin. Connect to VCC pin.
88	MD1	D	Mode setting input pin. Connect to VCC pin.
87	MD2	D/E*2	Mode setting input pin. Connect to VSS pin.
17	C	—	External capacitor pin. Connect a 0.1 μ F capacitor between this pin and the VSS pin.
15, 105	VCC	—	Power supply input pins
16, 47, 106	VSS	—	GND power supply pins

*1 : For I/O circuit type, refer to “■ I/O CIRCUIT TYPES”.


*2 : The I/O circuit type is D for Flash memory products and E for evaluation products.

MB90920 Series

Type	Circuit	Remarks
H		<p>A/D converter input common general-purpose port</p> <ul style="list-style-type: none"> • CMOS output ($I_{OH}/I_{OL} = \pm 4 \text{ mA}$) • CMOS hysteresis input ($V_{IH}/V_{IL} = 0.8 V_{CC}/0.2 V_{CC}$) • Automotive input ($V_{IH}/V_{IL} = 0.8 V_{CC}/0.5 V_{CC}$)
I		<p>General-purpose port</p> <ul style="list-style-type: none"> • CMOS output ($I_{OH}/I_{OL} = \pm 4 \text{ mA}$) • CMOS hysteresis input ($V_{IH}/V_{IL} = 0.8 V_{CC}/0.2 V_{CC}$) • Automotive input ($V_{IH}/V_{IL} = 0.8 V_{CC}/0.5 V_{CC}$)
J		<p>General-purpose port (serial input)</p> <ul style="list-style-type: none"> • CMOS output ($I_{OH}/I_{OL} = \pm 4 \text{ mA}$) • CMOS hysteresis input ($V_{IH}/V_{IL} = 0.8 V_{CC}/0.2 V_{CC}$) • CMOS input (SIN) ($V_{IH}/V_{IL} = 0.7 V_{CC}/0.3 V_{CC}$) • Automotive input ($V_{IH}/V_{IL} = 0.8 V_{CC}/0.5 V_{CC}$)

(Continued)

■ BLOCK DIAGRAM



MB90920 Series

Address	Register name	Symbol	Read/write	Resource name	Initial value
000024 _H	Compare clear register	CPCLR	R/W	16-bit free-run timer	XXXXXXXX _B
000025 _H			R/W		XXXXXXXX _B
000026 _H	Timer data register	TCDT	R/W		00000000 _B
000027 _H			R/W		00000000 _B
000028 _H	Lower timer control status register	TCCSL	R/W		00000000 _B
000029 _H	Higher timer control status register	TCCSH	R/W		01-00000 _B
00002A _H	Lower PPG0 control status register	PCNTL0	R/W	16-bit PPG0	00000000 _B
00002B _H	Higher PPG0 control status register	PCNTH0	R/W		00000001 _B
00002C _H	Lower PPG1 control status register	PCNTL1	R/W	16-bit PPG1	00000000 _B
00002D _H	Higher PPG1 control status register	PCNTH1	R/W		00000001 _B
00002E _H	Lower PPG2 control status register	PCNTL2	R/W	16-bit PPG2	00000000 _B
00002F _H	Higher PPG2 control status register	PCNTH2	R/W		00000001 _B
000030 _H	External interrupt enable	ENIR	R/W	External interrupt	00000000 _B
000031 _H	External interrupt request	EIRR	R/W		00000000 _B
000032 _H	Lower external interrupt level	ELVRL	R/W		00000000 _B
000033 _H	Higher external interrupt level	ELVRH	R/W		00000000 _B
000034 _H	Serial mode register 0	SMR0	R/W, W	UART (LIN/SCI) 0	00000000 _B
000035 _H	Serial control register 0	SCR0	R/W, W		00000000 _B
000036 _H	Reception/transmission data register 1	RDR0/ TDR0	R/W		00000000 _B
000037 _H	Serial status register 0	SSR0	R/W, R		00001000 _B
000038 _H	Extended communication control register 0	ECCR0	R/W, R		000000XX _B
000039 _H	Extended status control register 0	ESCR0	R/W		00000100 _B
00003A _H	Baud rate generator register 00	BGR00	R/W		00000000 _B
00003B _H	Baud rate generator register 01	BGR01	R/W, R		00000000 _B
00003C _H to 00003F _H	(Disabled)				
000040 _H to 00004F _H	Area reserved for CAN Controller 0. Refer to “■ CAN CONTROLLERS”				
000050 _H	Lower timer control status register 0	TMCSR0L	R/W	16-bit reload timer 0	00000000 _B
000051 _H	Higher timer control status register 0	TMCSR0H	R/W		XXX10000 _B
000052 _H	Timer register 0/reload register 0	TMR0/ TMRLR0	R/W		XXXXXXXX _B
000053 _H					XXXXXXXX _B

(Continued)

MB90920 Series

Address	Register name	Symbol	Read/write	Resource name	Initial value
000083 _H	(Disabled)				
000084 _H	PWM control register 2	PWC2	R/W	Stepping motor controller 2	000000X0 _B
000085 _H	(Disabled)				
000086 _H	PWM control register 3	PWC3	R/W	Stepping motor controller 3	000000X0 _B
000087 _H	(Disabled)				
000088 _H	LCD output control register 3	LOCR3	R/W	LCDC	XXXXXX111 _B
000089 _H	(Disabled)				
00008A _H	A/D setting register 0	ADSR0	R/W	A/D converter	00000000 _B
00008B _H	A/D setting register 1	ADSR1	R/W		00000000 _B
00008C _H	Port input level select 0	PIL0	R/W	Port input level select	00000000 _B
00008D _H	Port input level select 1	PIL1	R/W		XXXX0000 _B
00008E _H	Port input level select 2	PIL2	R/W		XXXX0000 _B
00008F _H to 00009D _H	(Disabled)				
00009E _H	Program address detection control register	PACSR	R/W	Address match detection	XXXX0X0X _B
00009F _H	Delayed Interrupt/Release Register	DIRR	R/W	Delay interrupt	XXXXXXXX0 _B
0000A0 _H	Power saving mode control register	LPMCR	R/W	Power saving control circuit	00011000 _B
0000A1 _H	Clock select register	CKSCR	R/W, R		11111100 _B
0000A2 _H to 0000A7 _H	(Disabled)				
0000A8 _H	Watchdog timer control register	WDTC	R, W	Watchdog timer	XXXXXX111 _B
0000A9 _H	Time-base timer control register	TBTC	R/W, W	Time-base timer	1XX00100 _B
0000AA _H	Watch timer control register	WTC	R/W, W, R	Watch timer (sub clock)	10001000 _B
0000AB _H to 0000AD _H	(Disabled)				
0000AE _H	Flash memory control status register	FMCS	R/W	Flash interface	000X0000 _B
0000AF _H	(Disabled)				

(Continued)

Address	Register name	Symbol	Read/write	Resource name	Initial value
003700 _H to 0037FF _H	Area reserved for CAN Controller 2. Refer to “■ CAN CONTROLLERS”				
003800 _H to 0038FF _H	Area reserved for CAN Controller 3. Refer to “■ CAN CONTROLLERS”				
003900 _H to 00391F _H	(Disabled)				
003920 _H	PPG0 down counter register	PDCR0	R	16-bit PPG0	11111111 _B
003921 _H					11111111 _B
003922 _H	PPG0 cycle setting register	PCSR0	W		11111111 _B
003923 _H					11111111 _B
003924 _H	PPG0 duty setting register	PDUT0	W	16-bit PPG0	00000000 _B
003925 _H					00000000 _B
003926 _H	PPG0 output division setting register	PPGDIV0	R/W, R		11111100 _B
003927 _H	(Disabled)				
003928 _H	PPG1 down counter register	PDCR1	R	16-bit PPG1	11111111 _B
003929 _H					11111111 _B
00392A _H	PPG1 cycle setting register	PCSR1	W		11111111 _B
00392B _H					11111111 _B
00392C _H	PPG1 duty setting register	PDUT1	W		00000000 _B
00392D _H					00000000 _B
00392E _H	PPG1output division setting register	PPGDIV1	R/W, R		11111100 _B
00392F _H	(Disabled)				
003930 _H	PPG2 down counter register	PDCR2	R	16-bit PPG2	11111111 _B
003931 _H					11111111 _B
003932 _H	PPG2 cycle setting register	PCSR2	W		11111111 _B
003933 _H					11111111 _B
003934 _H	PPG2 duty setting register	PDUT2	W		00000000 _B
003935 _H					00000000 _B
003936 _H	PPG2 output division setting register	PPGDIV2	R/W, R		11111100 _B
003937 _H to 00393F _H	(Disabled)				
003940 _H	Input capture register 4	IPCP4	R	Input capture 4/5	XXXXXXXX _B
003941 _H					XXXXXXXX _B
003942 _H	Input capture register 5	IPCP5	R		XXXXXXXX _B
003943 _H					XXXXXXXX _B

(Continued)

MB90920 Series

Address	Register name	Symbol	Read/write	Resource name	Initial value
003944 _H	Input capture register 6	IPCP6	R	Input capture 6/7	XXXXXXXX _B
003945 _H					XXXXXXXX _B
003946 _H	Input capture register 7	IPCP7	R		XXXXXXXX _B
003947 _H					XXXXXXXX _B
003948 _H to 00394F _H	(Disabled)				
003950 _H	Minute data register 2/Reload register 2	TMR2/ TMRLR2	R/W	16-bit reload timer 2	XXXXXXXX _B
003951 _H					XXXXXXXX _B
003952 _H	Minute data register 3/Reload register 3	TMR3/ TMRLR3	R/W	16-bit reload timer 3	XXXXXXXX _B
003953 _H					XXXXXXXX _B
003954 _H to 003957 _H	(Disabled)				
003958 _H	Sub second data register	WTBR	R/W	Real time watch timer	XXXXXXXX _B
003959 _H					XXXXXXXX _B
00395A _H					XXXXXXXX _B
00395B _H	Second data register	WTSR	R/W		XX000000 _B
00395C _H	Minute data register	WTMR	R/W		XX000000 _B
00395D _H	Hour data register	WTHR	R/W		XXX00000 _B
00395E _H	Day data register	WTDR	R/W		00X00001 _B
00395F _H	(Disabled)				
003960 _H	LCD display RAM	VRAM	R/W	LCD controller/ driver	XXXXXXXX _B
003961 _H					XXXXXXXX _B
003962 _H					XXXXXXXX _B
003963 _H					XXXXXXXX _B
003964 _H					XXXXXXXX _B
003965 _H					XXXXXXXX _B
003966 _H					XXXXXXXX _B
003967 _H					XXXXXXXX _B
003968 _H					XXXXXXXX _B
003969 _H					XXXXXXXX _B
00396A _H					XXXXXXXX _B
00396B _H					XXXXXXXX _B
00396C _H					XXXXXXXX _B
00396D _H					XXXXXXXX _B
00396E _H					XXXXXXXX _B
00396F _H					XXXXXXXX _B

(Continued)

List of Message Buffers (DLC Registers)

Address				Register	Abbrevia- tion	Access	Initial Value
CAN0	CAN1	CAN2	CAN3				
003A60 _H	003B60 _H	003760 _H	003860 _H	DLC register 0	DLCR0	R/W	----XXXX _B
003A61 _H	003B61 _H	003761 _H	003861 _H				
003A62 _H	003B62 _H	003762 _H	003862 _H	DLC register 1	DLCR1	R/W	----XXXX _B
003A63 _H	003B63 _H	003763 _H	003863 _H				
003A64 _H	003B64 _H	003764 _H	003864 _H	DLC register 2	DLCR2	R/W	----XXXX _B
003A65 _H	003B65 _H	003765 _H	003865 _H				
003A66 _H	003B66 _H	003766 _H	003866 _H	DLC register 3	DLCR3	R/W	----XXXX _B
003A67 _H	003B67 _H	003767 _H	003867 _H				
003A68 _H	003B68 _H	003768 _H	003868 _H	DLC register 4	DLCR4	R/W	----XXXX _B
003A69 _H	003B69 _H	003769 _H	003869 _H				
003A6A _H	003B6A _H	00376A _H	00386A _H	DLC register 5	DLCR5	R/W	----XXXX _B
003A6B _H	003B6B _H	00376B _H	00386B _H				
003A6C _H	003B6C _H	00376C _H	00386C _H	DLC register 6	DLCR6	R/W	----XXXX _B
003A6D _H	003B6D _H	00376D _H	00386D _H				
003A6E _H	003B6E _H	00376E _H	00386E _H	DLC register 7	DLCR7	R/W	----XXXX _B
003A6F _H	003B6F _H	00376F _H	00386F _H				
003A70 _H	003B70 _H	003770 _H	003870 _H	DLC register 8	DLCR8	R/W	----XXXX _B
003A71 _H	003B71 _H	003771 _H	003871 _H				
003A72 _H	003B72 _H	003772 _H	003872 _H	DLC register 9	DLCR9	R/W	----XXXX _B
003A73 _H	003B73 _H	003773 _H	003873 _H				
003A74 _H	003B74 _H	003774 _H	003874 _H	DLC register 10	DLCR10	R/W	----XXXX _B
003A75 _H	003B75 _H	003775 _H	003875 _H				
003A76 _H	003B76 _H	003776 _H	003876 _H	DLC register 11	DLCR11	R/W	----XXXX _B
003A77 _H	003B77 _H	003777 _H	003877 _H				
003A78 _H	003B78 _H	003778 _H	003878 _H	DLC register 12	DLCR12	R/W	----XXXX _B
003A79 _H	003B79 _H	003779 _H	003879 _H				
003A7A _H	003B7A _H	00377A _H	00387A _H	DLC register 13	DLCR13	R/W	----XXXX _B
003A7B _H	003B7B _H	00377B _H	00387B _H				
003A7C _H	003B7C _H	00377C _H	00387C _H	DLC register 14	DLCR14	R/W	----XXXX _B
003A7D _H	003B7D _H	00377D _H	00387D _H				
003A7E _H	003B7E _H	00377E _H	00387E _H	DLC register 15	DLCR15	R/W	----XXXX _B
003A7F _H	003B7F _H	00377F _H	00387F _H				

MB90920 Series


List of Message Buffers (Data register)

Address				Register	Abbreviation	Access	Initial Value
CAN0	CAN1	CAN2	CAN3				
003A80 _H to 003A87 _H	003B80 _H to 003B87 _H	003780 _H to 003787 _H	003880 _H to 003887 _H	Data register 0 (8 bytes)	DTR0	R/W	XXXXXXXX _B to XXXXXXXX _B
003A88 _H to 003A8F _H	003B88 _H to 003B8F _H	003788 _H to 00378F _H	003888 _H to 00388F _H	Data register 1 (8 bytes)	DTR1	R/W	XXXXXXXX _B to XXXXXXXX _B
003A90 _H to 003A97 _H	003B90 _H to 003B97 _H	003790 _H to 003797 _H	003890 _H to 003897 _H	Data register 2 (8 bytes)	DTR2	R/W	XXXXXXXX _B to XXXXXXXX _B
003A98 _H to 003A9F _H	003B98 _H to 003B9F _H	003798 _H to 00379F _H	003898 _H to 00389F _H	Data register 3 (8 bytes)	DTR3	R/W	XXXXXXXX _B to XXXXXXXX _B
003AA0 _H to 003AA7 _H	003BA0 _H to 003BA7 _H	0037A0 _H to 0037A7 _H	0038A0 _H to 0038A7 _H	Data register 4 (8 bytes)	DTR4	R/W	XXXXXXXX _B to XXXXXXXX _B
003AA8 _H to 003AAF _H	003BA8 _H to 003BAF _H	0037A8 _H to 0037AF _H	0038A8 _H to 0038AF _H	Data register 5 (8 bytes)	DTR5	R/W	XXXXXXXX _B to XXXXXXXX _B
003AB0 _H to 003AB7 _H	003BB0 _H to 003BB7 _H	0037B0 _H to 0037B7 _H	0038B0 _H to 0038B7 _H	Data register 6 (8 bytes)	DTR6	R/W	XXXXXXXX _B to XXXXXXXX _B
003AB8 _H to 003ABF _H	003BB8 _H to 003BBF _H	0037B8 _H to 0037BF _H	0038B8 _H to 0038BF _H	Data register 7 (8 bytes)	DTR7	R/W	XXXXXXXX _B to XXXXXXXX _B
003AC0 _H to 003AC7 _H	003BC0 _H to 003BC7 _H	0037C0 _H to 0037C7 _H	0038C0 _H to 0038C7 _H	Data register 8 (8 bytes)	DTR8	R/W	XXXXXXXX _B to XXXXXXXX _B
003AC8 _H to 003ACF _H	003BC8 _H to 003BCF _H	0037C8 _H to 0037CF _H	0038C8 _H to 0038CF _H	Data register 9 (8 bytes)	DTR9	R/W	XXXXXXXX _B to XXXXXXXX _B
003AD0 _H to 003AD7 _H	003BD0 _H to 003BD7 _H	0037D0 _H to 0037D7 _H	0038D0 _H to 0038D7 _H	Data register 10 (8 bytes)	DTR10	R/W	XXXXXXXX _B to XXXXXXXX _B
003AD8 _H to 003ADF _H	003BD8 _H to 003BDF _H	0037D8 _H to 0037DF _H	0038D8 _H to 0038DF _H	Data register 11 (8 bytes)	DTR11	R/W	XXXXXXXX _B to XXXXXXXX _B
003AE0 _H to 003AE7 _H	003BE0 _H to 003BE7 _H	0037E0 _H to 0037E7 _H	0038E0 _H to 0038E7 _H	Data register 12 (8 bytes)	DTR12	R/W	XXXXXXXX _B to XXXXXXXX _B
003AE8 _H to 003AEF _H	003BE8 _H to 003BEF _H	0037E8 _H to 0037EF _H	0038E8 _H to 0038EF _H	Data register 13 (8 bytes)	DTR13	R/W	XXXXXXXX _B to XXXXXXXX _B
003AF0 _H to 003AF7 _H	003BF0 _H to 003BF7 _H	0037F0 _H to 0037F7 _H	0038F0 _H to 0038F7 _H	Data register 14 (8 bytes)	DTR14	R/W	XXXXXXXX _B to XXXXXXXX _B
003AF8 _H to 003AFF _H	003BF8 _H to 003BFF _H	0037F8 _H to 0037FF _H	0038F8 _H to 0038FF _H	Data register 15 (8 bytes)	DTR15	R/W	XXXXXXXX _B to XXXXXXXX _B

(Continued)

- *5 : Average output current is defined as the average value of the current flowing through any one of the corresponding pins within a period of 100 ms. The “average value” can be calculated by multiplying the “operating current” by the “operating factor”.
- *6 : Average total output current is defined as the average value of the current flowing through all of the corresponding pins within a period of 100 ms. The “average value” can be calculated by multiplying the “operating current” by the “operating factor”.
- *7 :
 - Applicable to pins: P10 to P15, P50 to P57, P60 to P67, P70 to P77, P80 to P87, PC0 to PC7, PD0 to PD6, PE0 to PE2
 - Use within recommended operating conditions.
 - Use at DC voltage (current) .
 - The +B signal should always be applied with a limiting resistance placed between the +B signal and the microcontroller.
 - The value of the limiting resistance should be set so that when the +B signal is applied, the input current to the microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods.
 - Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input potential may pass through the protective diode and increase the potential at the V_{CC} pin, and this may affect other devices.
 - Note that if a +B signal is input when the microcontroller power supply is off (not fixed at 0 V) , the microcontroller may partially malfunction on power supplied through the +B signal pin.
 - Note that if the +B input is applied during power-on, the power supply voltage may reach a level such that the power-on reset does not function due to the power supplied from the +B signal.
 - Care must be taken not to leave +B input pins open.
 - Note that analog system input/output pins (LCD drive pins, comparator input pins, etc.) cannot accept +B signal inputs.
 - Sample recommended circuit :

- Input/output equivalent circuit



WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.


2. Recommended Operating Conditions

($V_{SS} = DV_{SS} = AV_{SS} = 0.0\text{ V}$)

Parameter	Symbol	Value		Unit	Remarks
		Min	Max		
Power supply voltage	V_{CC}	4.0	5.5	V	The low voltage detection reset operates when the power supply voltage reaches $4.2\text{ V} \pm 0.2\text{ V}$.
	AV_{CC} DV_{CC}	4.4	5.5	V	Maintain stop operation status The low voltage detection reset operates when the power supply voltage reaches $4.2\text{ V} \pm 0.2\text{ V}$.
Smoothing capacitor*	C_S	0.1	1.0	μF	Use a ceramic capacitor or other capacitor of equivalent frequency characteristics. Use a capacitor with a capacitance greater than this capacitor as the bypass capacitor for the V_{CC} pin.
Operating temperature	T_A	- 40	+ 105	$^{\circ}\text{C}$	

* : Refer to the following diagram for details on the connection of the smoothing capacitor C_S .

- C pin connection diagram



WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.

MB90920 Series


(3) Power-on reset

($V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$, $V_{SS} = 0.0 \text{ V}$, $T_A = -40 \text{ }^{\circ}\text{C to } +105 \text{ }^{\circ}\text{C}$)


Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max		
Power supply rise time	t_R	VCC	—	0.05	30	ms	
Power off time	t_{OFF}			1	—	ms	Waiting time until power-on




Note : Extreme variations in power supply voltage may trigger a power-on reset. When the power supply voltage is changed during operation, it is recommended that increases in the voltage smoothed out as shown in the following diagram. The PLL clock of the device should not be in use when varying the voltage. However, the PLL clock may continue to be used if the rate of the voltage drop is 1 V/s or less.



- Internal shift clock mode



- External shift clock mode




(5) Timer input timing

($V_{CC} = 5.0\text{ V} \pm 10\%$, $V_{SS} = AV_{SS} = 0.0\text{ V}$, $T_A = -40\text{ }^{\circ}\text{C}$ to $+105\text{ }^{\circ}\text{C}$)

Parameter	Symbol	Pin name	Conditions	Value		Unit
				Min	Max	
Input pulse width	t_{TIWH} t_{TIWL}	TIN0, TIN1, IN0 to IN3	—	4 t_{CP}	—	ns


Note : t_{CP} is the internal operating clock cycle time. Refer to “(1) Clock timing”.

- Timer input timing



(2) Definition of terms

- Resolution : Analog changes that are identifiable by the A/D converter.
- Non-Linear error : The deviation of the straight line connecting the zero transition point ("00 0000 0000" \longleftrightarrow "00 0000 0001") with the full-scale transition point ("11 1111 1110" \longleftrightarrow "11 1111 1111") from actual conversion characteristics.
- Differential linear error : The deviation from the ideal value of the input voltage needed to change the output code by 1 LSB.
- Total error : The total error is the difference between the actual value and the theoretical value, and includes zero-transition error/full-scale transition error and linear error.



$$\text{Total error for digital output } N = \frac{V_{NT} - \{1 \text{ LSB} \times (N - 1) + 0.5 \text{ LSB}\}}{1 \text{ LSB}} \quad [\text{LSB}]$$

$$1 \text{ LSB (Ideal)} = \frac{AVRH - AVSS}{1024} \quad [\text{V}]$$

N : A/D converter digital output value


$$V_{OT} \text{ (Ideal)} = AVSS + 0.5 \text{ LSB} \quad [\text{V}]$$

$$V_{FST} \text{ (Ideal)} = AVRH - 1.5 \text{ LSB} \quad [\text{V}]$$

V_{NT} : Voltage when the digital output changes from (N - 1) to N

(Continued)

(Continued)



$$\text{Non-linear error of digital output N} = \frac{V_{NT} - \{1 \text{ LSB} \times (N - 1) + V_{OT}\}}{1 \text{ LSB}} \text{ [LSB]}$$

$$\text{Differential linear error of digital output N} = \frac{V_{(N+1)T} - V_{NT}}{1 \text{ LSB}} - 1 \text{ [LSB]}$$

$$1 \text{ LSB} = \frac{V_{FST} - V_{OT}}{1022} \text{ [V]}$$

N : A/D converter digital output value

V_{OT} : Voltage when digital output changes from 000_H to 001_H

V_{FST} : Voltage when digital output changes from 3FE_H to 3FF_H

MB90920 Series

■ MAJOR CHANGES IN THIS EDITION

Page	Section	Change Results
12	■ I/O CIRCUIT TYPE	Corrected the circuit type B.
20	■ HANDLING DEVICES	Added the following items; <ul style="list-style-type: none">• Serial communication• Characteristic difference between flash device and MASK ROM device
31	■ I/O MAP	Corrected “Address: 003970 _H ”. Clock supervisor control register → (Disabled)
46	■ ELECTRICAL CHARACTERISTICS 3. DC Characteristics	Added the item for “LCD output impedance”.
68	■ ORDERING INFORMATION	Corrected the part numbers; MB90V920-101 → MB90V920-101CR MB90V920-102 → MB90V920-102CR

The vertical lines marked in the left side of the page show the changes.