

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	F ² MC-16LX
Core Size	16-Bit
Speed	32MHz
Connectivity	CANbus, LINbus, UART/USART
Peripherals	LCD, LVD, POR, PWM, WDT
Number of I/O	93
Program Memory Size	256KB (256K x 8)
Program Memory Type	Mask ROM
EEPROM Size	-
RAM Size	10K x 8
Voltage - Supply (Vcc/Vdd)	4V ~ 5.5V
Data Converters	A/D 8x8/10b
Oscillator Type	External
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	120-LQFP
Supplier Device Package	120-LQFP (16x16)

(Continued)

• 16-bit reload timer (4 channels)

16-bit reload timer operation (select toggle output or one-shot output)

Selectable event count function

• Real time watch timer (main clock)

Operates directly from oscillator clock.

Interrupt can be generated by second/minute/hour/date counter overflow.

• PPG timer (6 channels)

Output pins (3 channels), external trigger input pin (1 channel)

Operation clock frequencies: fcp, fcp/22, fcp/24, fcp/26

Delay interrupt

Generates interrupt for task switching.

Interrupts to CPU can be generated/cleared by software setting.

• External interrupts (8 channels)

8-channel independent operation

Interrupt source setting available: "L" to "H" edge/ "H" to "L" edge/ "L" level/ "H" level.

• 8/10-bit A/D converter (8 channels)

Conversion time : $3 \mu s$ (at $f_{CP} = 32 \text{ MHz}$)

External trigger activation available (P50/INT0/ADTG)

Internal timer activation available (16-bit reload timer 1)

• UART(LIN/SCI) (4 channels)

Equipped with full duplex double buffer

Clock-asynchronous or clock-synchronous serial transfer is available

• CAN interface (4 channels: CAN0 and CAN2, and CAN1 and CAN3 share transmission and reception pins, and interrupt control registers).

Conforms to CAN specifications version 2.0 Part A and B.

Automatic resend in case of error.

Automatic transfer in response to remote frame.

16 prioritized message buffers for data and ID

Multiple message support

Flexible configuration for receive filter: Full bit compare/full bit mask/two partial bit masks

Supports up to 1 Mbps

CAN wakeup function (RX connected to INT0 internally)

• LCD controller/driver (32 segment x 4 common)

Segment driver and command driver with direct LCD panel (display) drive capability

• Reset on detection of low voltage/program loop

Automatic reset when low voltage is detected

Program looping detection function

Stepping motor controller (4 channels)

High current output for each channel × 4

Synchronized 8/10-bit PWM for each channel × 2

• Sound generator (2 channels)

8-bit PWM signal mixed with tone frequency from 8-bit reload counter.

PWM frequencies: 125 kHz, 62.5 kHz, 31.2 kHz, 15.6 kHz (at fcp = 32 MHz)

Tone frequencies: PWM frequency /2/, divided by (reload frequency +1)

· Input/output ports

General-purpose input/output port (CMOS output) 93 ports

• Function for port input level selection

Automotive/CMOS-Schmitt

• Flash memory security function

Protects the contents of Flash memory (Flash memory product only)

■ PRODUCT LINEUP

Type	Part number	MB90	MB90	MB90	MB90	MB90	MB90	MB90	MB90	MB90		
Flash memory product	Parameter	F922NC	F922NCS	F923NC	F923NCS	F924NC	F924NCS	922NCS	V920-101	V920-102		
PLL clock multiplier circuit (× 1, × 2, × 3, × 4, × 8, 1/2 when PLL stopped)	Туре		F	-lash mem	nory produc	t		ROM	Evaluatio	n product		
Minimum instruction execution time 31.25 ns (with 4 MHz oscillation clock × 8)	CPU		F ² MC-16LX CPU									
ROM	System clock											
ROM	Sub clock pins (X0A, X1A)	Yes	Yes No Yes No Yes No		No	No	Yes					
No No No No No No No No	ROM		-		-		-		Exte	ernal		
CD controller 32 segment × 4 common	RAM	10 K	bytes	16 K	(bytes	24 K	bytes		30 K	bytes		
LIN-UART CAN interface 4 channels 16-bit input capture 16-bit free-run timer Real time watch timer 16-bit PPG timer External interrupt 8 channels 8/10-bit A/D converter LOW-voltage/ CPU operating detection reset Stepping motor controller Sound generator Flash memory security Operating voltage 4 channels UART (LIN/SCI) 4 channels 4 channels 4 channels 4 channels 8 channels No No 4 channels	I/O port	91 ports	93 ports	91 ports	93 ports	91 ports	93 ports	93 ports	93 ports	91 ports		
CAN interface 4 channels 16-bit input capture 8 channels 16-bit reload timer 4 channels 16-bit free-run timer 1 channel Real time watch timer 6 channels External interrupt 8 channels 8/10-bit A/D converter Low-voltage/ CPU operating detection reset Stepping motor controller Sound generator Plash memory security Flash memory security Operating voltage 4 channels 4 channels 4 channels	LCD controller		32 segment × 4 common									
16-bit input capture 16-bit reload timer 16-bit free-run timer 16-bit free-run timer 1	LIN-UART		UART (LIN/SCI) 4 channels									
input capture 16-bit reload timer 16-bit free-run timer Real time watch timer 16-bit PPG timer External interrupt 8 channels 8/10-bit A/D converter Low-voltage/ CPU operating detection reset Stepping motor controller Sound generator Flash memory security Operating voltage 4 channels 8 channels 8 channels No 4 channels	CAN interface		4 channels									
reload timer 16-bit free-run timer Real time watch timer 16-bit PPG timer External interrupt 8 channels 8/10-bit A/D converter Low-voltage/ CPU operating detection reset Stepping motor controller Sound generator Flash memory security Operating voltage 4 channels 4 channels 4 channels	16-bit input capture		8 channels									
timer Real time watch timer 1 channel 2 channels 1 channels 1 channel 2 channels 1 channel 1 channel 2 channels 2 channels 2 channels 2 channels 2 channels 4 channels	16-bit reload timer	4 channels										
timer 1 channel 16-bit PPG timer 6 channels External interrupt 8 channels 8/10-bit A/D converter Low-voltage/ CPU operating detection reset Stepping motor controller Sound generator Flash memory security Operating voltage 4.0 V to 5.5 V 4.5 V to 5.5 V	16-bit free-run timer					1 channel						
External interrupt 8 channels 8/10-bit A/D converter Low-voltage/ CPU operating detection reset Stepping motor controller Sound generator Flash memory security Operating voltage 4 channels 4 channels	Real time watch timer					1 channel						
8/10-bit A/D converter Low-voltage/ CPU operating detection reset Stepping motor controller Sound generator Flash memory security Operating voltage 4.0 V to 5.5 V 8 channels No 4 channels	16-bit PPG timer				(6 channels	6					
A/D converter Low-voltage/ CPU operating detection reset Stepping motor controller Sound generator Flash memory security Operating voltage 4.0 V to 5.5 V AND converter 8 channels No No 4 channels 2 channels — 4.5 V to 5.5 V	External interrupt				8	3 channels	3					
CPU operating detection reset Stepping motor controller Sound generator Flash memory security Operating voltage Yes No 4 channels 2 channels — 4.0 V to 5.5 V No 4 channels	8/10-bit A/D converter				8	3 channels	3					
Sound generator Flash memory security Operating voltage 4 channels 2 channels — 4.5 V to 5.5 V	Low-voltage/ CPU operating detection reset				Yes				N	lo		
Flash memory security Operating voltage 4.0 V to 5.5 V 4.5 V to 5.5 V	Stepping motor controller				2	1 channels	5					
Operating voltage 4.0 V to 5.5 V 4.5 V to 5.5 V	Sound generator				2	2 channels	5					
voltage 4.0 v to 5.5 v 4.5 v to 5.5 v	Flash memory security			Υ	es				_			
Package LQFP-120 PGA-299	Operating voltage			4.	.0 V to 5.5 \	/			4.5 V to 5.5 V			
	Package				LQFP-120				PGA	\-299		

· Notes on operating in PLL clock mode

On this microcontroller, if in case the crystal oscillator breaks off or an external reference clock input stops while the PLL clock mode is selected, a self-oscillator circuit contained in the PLL may continue its operation at its self-running frequency. However, FUJITSU SEMICONDUCTOR will not guarantee results of operations if such failure occurs.

Crystal oscillator circuit


Noise around the X0/X1, or X0A/X1A pins may cause this device to operate abnormally. In the interest of stable operation it is strongly recommended that printed circuit artwork places ground bypass capacitors as close as possible to the X0/X1, X0A/X1A and crystal oscillator (or ceramic oscillator) and that oscillator lines do not cross the lines of other circuits.

Please ask each crystal maker to evaluate the oscillational characteristics of the crystal and this device.

· Power supply pins

Devices including multiple VCC or VSS pins are designed such that pins that need to be at the same potential are interconnected internally to prevent malfunctions such as latch-up. To reduce unnecessary radiation, prevent malfunctioning of the strobe signal due to the rise of ground level, and observe the standard for total output current, be sure to connect the VCC and VSS pins to the power supply and ground externally.

Always connect all of the VCC pins to the same potential and all of the VSS pins to ground as shown in the following diagram. The device will not operate correctly if multiple VCC or VSS pins are connected to different voltages, even if those voltages are within the guaranteed operating ranges.



In addition, care must be given to connecting the VCC and VSS pins of this device to the current supply source with as low impedance as possible. It is recommended that a 1.0 μ F bypass capacitor be connected between the VCC and VSS pins as close to the pins as possible.

Sequence for connecting the A/D converter power supply and analog inputs

The A/D converter power supply (AVcc, AVRH) and analog inputs (AN0 to AN7) must be applied after the digital power supply (Vcc) is switched on. When turning the power off, the A/D converter power supply and analog inputs must be disconnected before the digital power supply is switched off (Vcc). Ensure that AVRH does not exceed AVcc during either power-on or power-off. Even when pins which double as analog input pins are used as input ports, be sure that the input voltage does not exceed AVcc (turning on/off the analog and digital power supplies simultaneously is acceptable).

■ I/O MAP

Address	Register name	Symbol	Read/write	Resource name	Initial value				
000000н	Port 0 data register	PDR0	R/W	Port 0	XXXXXXXX				
000001н	Port 1 data register	PDR1	R/W	Port 1	XXXXXXXX				
000002н	Port 2 data register	PDR2	R/W	Port 2	XXXXXXX				
000003н	Port 3 data register	PDR3	R/W	Port 3	XXXXXXX				
000004н	Port 4 data register	PDR4	R/W	Port 4	XXXXXXX				
000005н	Port 5 data register	PDR5	R/W	Port 5	XXXXXXX				
000006н	Port 6 data register	PDR6	R/W	Port 6	XXXXXXX				
000007н	Port 7 data register	PDR7	R/W	Port 7	XXXXXXX				
000008н	Port 8 data register	PDR8	R/W	Port 8	XXXXXXXXB				
000009н	Port 9 data register	PDR9	R/W	Port 9	XXXXXXXX				
00000Ан, 00000Вн		(Disab	led)						
00000Сн	Port C data register	PDRC	R/W	Port C	XXXXXXX				
00000Дн	Port D data register	PDRD	R/W	Port D	XXXXXXX				
00000Ен	Port E data register	PDRE	R/W	Port E	XXXXXXX				
00000Fн	(Disabled)								
000010н	Port 0 direction register	DDR0	R/W	Port 0	0000000В				
000011н	Port 1 direction register	DDR1	R/W	Port 1	ХХ000000в				
000012н	Port 2 direction register	DDR2	R/W	Port 2	000000XXB				
000013н	Port 3 direction register	DDR3	R/W	Port 3	0000000В				
000014н	Port 4 direction register	DDR4	R/W	Port 4	0000000В				
000015н	Port 5 direction register	DDR5	R/W	Port 5	0000000В				
000016н	Port 6 direction register	DDR6	R/W	Port 6	0000000В				
000017н	Port 7 direction register	DDR7	R/W	Port 7	0000000В				
000018н	Port 8 direction register	DDR8	R/W	Port 8	0000000В				
000019н	Port 9 direction register	DDR9	R/W	Port 9	Х000000В				
00001Ан	Analog input enable	ADER6	R/W	Port 6, A/D	11111111В				
00001Вн		(Disab	led)						
00001Сн	Port C direction register	DDRC	R/W	Port C	0000000В				
00001Dн	Port D direction register	DDRD	R/W	Port D	Х000000В				
00001Ен	Port E direction register	DDRE	R/W	Port E	XXXXX000 _B				
00001Fн		(Disab	led)						
000020н	Lower A/D control status register	ADCS0	R/W		000XXXX0B				
000021н	Higher A/D control status register	ADCS1	R/W	A/D convertor	000000XB				
000022н	Lower A/D control status register	ADCR0	R	A/D converter	0000000В				
000023н	Higher A/D data register	ADCR1	R		XXXXXX00 _B				

Address	Register name	Symbol	Read/write	Resource name	Initial value
000024н		00010	R/W		XXXXXXXXB
000025н	Compare clear register	CPCLR	R/W		XXXXXXXXB
000026н	Time and data was sisten.	TODT	R/W	16-bit	00000000в
000027н	Timer data register	TCDT	R/W	free-run timer	00000000в
000028н	Lower timer control status register	TCCSL	R/W		00000000в
000029н	Higher timer control status register	TCCSH	R/W		01-00000в
00002Ан	Lower PPG0 control status register	PCNTL0	R/W	16 hit DDC0	00000000в
00002Вн	Higher PPG0 control status register	PCNTH0	R/W	16-bit PPG0	0000001в
00002Сн	Lower PPG1 control status register	PCNTL1	R/W	16 hit DDC1	00000000в
00002Dн	Higher PPG1 control status register	PCNTH1	R/W	16-bit PPG1	0000001в
00002Ен	Lower PPG2 control status register	PCNTL2	R/W	16 hit DDC0	0000000В
00002Fн	Higher PPG2 control status register	PCNTH2	R/W	16-bit PPG2	0000001в
000030н	External interrupt enable	ENIR	R/W		00000000в
000031н	External interrupt request	EIRR	R/W	Estamal intervent	00000000в
000032н	Lower external interrupt level	ELVRL	R/W	External interrupt	00000000в
000033н	Higher external interrupt level	ELVRH	R/W		00000000в
000034н	Serial mode register 0	SMR0	R/W, W		00000000в
000035н	Serial control register 0	SCR0	R/W, W		0000000В
000036н	Reception/transmission data register 1	RDR0/ TDR0	R/W		0000000В
000037н	Serial status register 0	SSR0	R/W, R	UART	00001000в
000038н	Extended communication control register 0	ECCR0	R/W, R	(LIN/SCI) 0	000000XXB
000039н	Extended status control register 0	ESCR0	R/W		00000100в
00003Ан	Baud rate generator register 00	BGR00	R/W		0000000В
00003Вн	Baud rate generator register 01	BGR01	R/W, R		0000000В
00003Сн to 00003Fн		(Disab	led)		
000040н to 00004Fн	Area reserved for CAN C	ontroller 0. R	efer to " ■ CA	IN CONTROLLERS"	
000050н	Lower timer control status register 0	TMCSR0L	R/W		0000000В
000051н	Higher timer control status register 0	TMCSR0H	R/W	16-bit reload timer	ХХХ10000в
000052н	Timer register O/relead register O	TMR0/	D/M	0	XXXXXXXX
000053н	Timer register 0/reload register 0	TMRLR0	R/W		XXXXXXXXB

000055н Н 000056н О00057н О00058н Ц 000059н Ц 00005Ан Ц 00005Вн Н 00005Сн Р	Lower timer control status register 1 Higher timer control status register 1 Timer register 1/reload register 1 LCD output control register 1 LCD output control register 2 Lower sound control register 0 Higher sound control register 0 Frequency data register 0 Amplitude data register 0 Decrement grade register 0 Tone count register 0	TMCSR1L TMCSR1H TMR1/ TMRLR1 LOCR1 LOCR2 SGCRL0 SGCRH0 SGFR0 SGAR0 SGDR0	R/W R/W R/W R/W R/W R/W R/W R/W R/W	16-bit reload timer 1 LCDC Sound generator 0	0000000B XXX1000B XXXXXXXB XXXXXXXB 11111111B 0000000B 0XXXX100B XXXXXXXB 0000000B
000056н 000057н 000058н L 000059н L 00005Ан L 00005Вн Н 00005Сн F	Timer register 1/reload register 1 LCD output control register 1 LCD output control register 2 Lower sound control register 0 Higher sound control register 0 Frequency data register 0 Amplitude data register 0 Decrement grade register 0	TMR1/ TMRLR1 LOCR1 LOCR2 SGCRL0 SGCRH0 SGFR0 SGAR0	R/W R/W R/W R/W R/W R/W	1 LCDC	XXXXXXXB XXXXXXXB 11111111B 00000000B 00000000B 0XXXX100B XXXXXXXXB
000057н 000058н L 000059н L 00005Ан L 00005Вн Н 00005Сн Р	LCD output control register 1 LCD output control register 2 Lower sound control register 0 Higher sound control register 0 Frequency data register 0 Amplitude data register 0 Decrement grade register 0	TMRLR1 LOCR1 LOCR2 SGCRL0 SGCRH0 SGFR0 SGAR0	R/W R/W R/W R/W R/W		XXXXXXXB 11111111B 00000000B 0000000B 0XXXX100B XXXXXXXXB
000057н 000058н L 000059н L 00005Ан L 00005Вн Н 00005Сн F	LCD output control register 1 LCD output control register 2 Lower sound control register 0 Higher sound control register 0 Frequency data register 0 Amplitude data register 0 Decrement grade register 0	LOCR1 LOCR2 SGCRL0 SGCRH0 SGFR0 SGAR0	R/W R/W R/W R/W R/W		11111111B 0000000B 0000000B 0XXXX100B XXXXXXXB
000059н L 00005Ан L 00005Вн Н 00005Сн F	LCD output control register 2 Lower sound control register 0 Higher sound control register 0 Frequency data register 0 Amplitude data register 0 Decrement grade register 0	SGCRL0 SGCRH0 SGFR0 SGAR0	R/W R/W R/W R/W		0000000B 0000000B 0XXXX100B XXXXXXXB
00005Ан L 00005Вн Н 00005Сн F 00005Dн А	Lower sound control register 0 Higher sound control register 0 Frequency data register 0 Amplitude data register 0 Decrement grade register 0	SGCRL0 SGCRH0 SGFR0 SGAR0	R/W R/W R/W		0000000B 0XXXX100B XXXXXXXB
00005Вн Р 00005Сн Р 00005Dн Д	Higher sound control register 0 Frequency data register 0 Amplitude data register 0 Decrement grade register 0	SGCRH0 SGFR0 SGAR0	R/W R/W R/W	Sound generator 0	0XXXX100 _B XXXXXXXX _B
00005Cн F 00005Dн <i>А</i>	Frequency data register 0 Amplitude data register 0 Decrement grade register 0	SGFR0 SGAR0	R/W R/W	Sound generator 0	XXXXXXXXB
00005Dн А	Amplitude data register 0 Decrement grade register 0	SGAR0	R/W	Sound generator 0	
	Decrement grade register 0			Sound generator o	0000000В
00005Ен [SGDR0			
	Tone count register 0		R/W		XXXXXXXXB
00005Fн П		SGTR0	R/W		XXXXXXX
000060н	Innut conture register 0	IPCP0	R		XXXXXXXXB
000061н	Input capture register 0	IPCPU	n	Input conture 0/1	XXXXXXX
000062н	Input conture register 1	IPCP1	R	Input capture 0/1	XXXXXXXXB
000063н	Input capture register 1	IFCFI	n		XXXXXXX
000064н	Input conture register 2	IPCP2	R		XXXXXXX
000065н	Input capture register 2	IPGP2	n	Input conture 2/2	XXXXXXX
000066н	Input capture register 3	IPCP3	R	Input capture 2/3	XXXXXXX
000067н	input capture register 5	IFOF3	n		XXXXXXX
000068н І	Input capture control status 0/1	ICS01	R/W	Input capture 0/1	0000000В
000069н І	Input capture edge register 0/1	ICE01	R/W	input capture o/ i	XXX0X0XX _B
00006Ан І	Input capture control status 2/3	ICS23	R/W	Input capture 2/3	0000000В
00006Вн	Input capture edge register 2/3	ICE23	R/W	input capture 2/5	XXXXXXXXB
00006Сн Ц	Lower LCD control register	LCRL	R/W	LCD controller/	00010000в
00006Dн Н	Higher LCD control register	LCRH	R/W	driver	0000000В
UUUUUDEH	Low voltage/CPU operation detection reset control register	LVRC	R/W	Low voltage/CPU operation detection reset	00111000в
00006Fн Б	ROM mirror	ROMM	W	ROM mirror	XXXXXXX1 _B
000070н to 00007Fн	Area reserved for CAN C	ontroller 1. R	efer to " ■ CA	IN CONTROLLERS"	
000080н Г	PWM control register 0	PWC0	R/W	Stepping motor controller 0	000000Х0в
000081н		(Disabl	ed)		
000082н Г	PWM control register 1	PWC1	R/W	Stepping motor controller 1	000000Х0в

Address	Register name	Symbol	Read/write	Resource name	Initial value
0000В0н	Interrupt control register 00	ICR00	R/W		00000111в
0000В1н	Interrupt control register 01	ICR01	R/W		00000111в
0000В2н	Interrupt control register 02	ICR02	R/W		00000111в
0000ВЗн	Interrupt control register 03	ICR03	R/W		00000111в
0000В4н	Interrupt control register 04	ICR04	R/W		00000111в
0000В5н	Interrupt control register 05	ICR05	R/W		00000111в
0000В6н	Interrupt control register 06	ICR06	R/W		00000111в
0000В7н	Interrupt control register 07	ICR07	R/W	Interrupt controller	00000111в
0000В8н	Interrupt control register 08	ICR08	R/W	Interrupt controller	00000111в
0000В9н	Interrupt control register 09	ICR09	R/W		00000111в
0000ВАн	Interrupt control register 10	ICR10	R/W		00000111в
0000ВВн	Interrupt control register 11	ICR11	R/W		00000111в
0000ВСн	Interrupt control register 12	ICR12	R/W		00000111в
0000ВДн	Interrupt control register 13	ICR13	R/W		00000111в
0000ВЕн	Interrupt control register 14	ICR14	R/W		00000111в
0000ВFн	Interrupt control register 15	ICR15	R/W		00000111в
0000С0н to 0000С3н		(Disab	led)		
0000С4н	Serial mode register 1	SMR1	R/W, W		0000000В
0000С5н	Serial control register 1	SCR1	R/W, W		0000000В
0000С6н	Reception/transmission data register 1	RDR1/ TDR1	R/W		0000000в
0000С7н	Serial status register 1	SSR1	R/W, R	UART	00001000в
0000С8н	Extended communication control register 1	ECCR1	R/W, R	(LIN/SCI) 1	000000XXB
0000С9н	Extended status control register 1	ESCR1	R/W		00000100в
0000САн	Baud rate generator register 10	BGR10	R/W		0000000В
0000СВн	Baud rate generator register 11	BGR11	R/W, R		0000000В
0000ССн	Lower watch timer control register	WTCRL	R/W	Dealthre	000XXXX0 _B
0000СDн	Middle watch timer control register	WTCRM	R/W	Real-time watch timer	0000000В
0000СЕн	Higher watch timer control register	WTCRH	R/W		XXXXXX00 _B
0000СFн	Sub clock control register	PSCCR	W	Sub clock	XXXX0000 _B
0000D0н	Input capture control status 4/5	ICS45	R/W	Input capture 4/5	0000000В
0000D1н	Input capture edge register 4/5	ICE45	R/W, R	input capture 4/5	XXXXXXX
0000D2н	Input capture control status 6/7	ICS67	R/W	Input capture 6/7	0000000В
0000Д3н	Input capture edge register 6/7	ICE67	R/W, R	input capture 6/7	XXX0X0XX _B


Address	Register name	Symbol	Read/write	Resource name	Initial value						
003998н	DIAMA access of the C	DWO10	DAM		XXXXXXXXB						
003999н	PWM1 compare register 3	PWC13	R/W		XXXXXXXXB						
00399Ан	DIAMA compare verietos o	DMC00	D/M	Stepping motor	XXXXXXX						
00399Вн	PWM2 compare register 3	PWC23	R/W	controller 3	XXXXXXX						
00399Сн	PWM1 select register 3	PWS13	R/W		0000000В						
00399Dн	PWM2 select register 3	PWS23	R/W		Х000000В						
00399Eн to 0039A5н	(Disabled)										
0039А6н	Flash write control register 0	FWR0	DAM		0000000В						
0039А7н	Flash write control register 1	FWR1	- R/W	Flash I/F	0000000В						
0039A8н to 0039BFн	(Disabled)										
0039C0н to 0039DFн	Area reserved for CAN Controller 2. Refer to "■ CAN CONTROLLERS"										
0039E0н to 0039FFн	Area reserved for CAN Controller 3. Refer to "■ CAN CONTROLLERS"										
003A00н to 003AFFн	Area reserved for CAN C	ontroller 0. F	Refer to " ■ CA	IN CONTROLLERS"							
003B00н to 003BFFн	Area reserved for CAN C	ontroller 1. F	Refer to " ■ CA	IN CONTROLLERS"							
003С00н to 003СFFн	Area reserved for CAN C	ontroller 0. F	Refer to " ■ CA	IN CONTROLLERS"							
003D00н to 003DFFн	Area reserved for CAN C	ontroller 1. F	Refer to " ■ CA	IN CONTROLLERS"							
003E00н to 003EFFн	Area reserved for CAN C	ontroller 2. F	Refer to " ■ CA	.N CONTROLLERS"							
003F00н to 003FFFн	Area reserved for CAN C	ontroller 3. F	Refer to " ■ CA	IN CONTROLLERS"							

■ INTERRUPT SOURCES, INTERRUPT VECTORS, AND INTERRUPT CONTROL REGISTERS

Interrupt source	El ² OS	Int	terrupt	vector		pt control gister	Priority
·	corresponding	Nun	nber	Address	ICR	Address	- *2
Reset	×	#08	08н	FFFFDC _H	_	_	High
INT9 instruction	×	#09	09н	FFFFD8 _H	_	_	A
Exception processing	×	#10	0Ан	FFFFD4 _H	_	_	1 1
CAN0 received/CAN2 received	×	#11	0Вн	FFFFD0 _H			
CAN0 transmitted/node status/ CAN2 transmitted/node status	×	#12	0Сн	FFFFCCH	ICR00	0000В0н*1	
CAN1 received/CAN3 received	×	#13	0Дн	FFFFC8 _H			
CAN1 transmitted/node status/ CAN3 transmitted/node status/SIO	×	#14	0Ен	FFFFC4 _H	ICR01	0000В1н*1	
Input capture 0	Δ	#15	0Fн	FFFFC0 _H			
DTP/ external interrupt - ch.0/ch.1 detected	Δ	#16	10н	FFFFBC _H	ICR02	0000В2н*1	
Reload timer 0	Δ	#17	11н	FFFFB8 _H	ICR03	0000B3н*1	
Reload timer 2	Δ	#18	12н	FFFFB4 _H	ICHU3	0000ВЗн	
Input capture 1	Δ	#19	13н	FFFFB0 _H		0000В4н*1	
DTP/ external interrupt - ch.2/ch.3 detected	Δ	#20	14н	FFFFACH	ICR04		
Input capture 2	Δ	#21	15н	FFFFA8 _H	ICR05	0000В5н*1	
Reload timer 3	Δ	#22	16н	FFFFA4 _H	ICHUS		
Input capture 3/4/5/6/7	Δ	#23	17н	FFFFA0 _H			1
DTP/ external interrupt - ch.4/ ch.5 detected UART3 RX	Δ	#24	18н	FFFF9C _H	ICR06	0000В6н*1	
PPG timer 0	Δ	#25	19н	FFFF98 _H			
DTP/ external interrupt - ch.6/ ch.7 detected UART3 TX	Δ	#26	1Ан	FFFF94 _H	ICR07	0000B7н*1	
PPG timer 1	Δ	#27	1Вн	FFFF90 _H	ICR08	0000B8н*1	1
Reload timer 1	Δ	#28	1Сн	FFFF8C _H	ICHUO	ООООВОН .	
PPG timer 2/3/4/5	0	#29	1Dн	FFFF88 _H]
Real time watch timer watch timer (sub clock)	×	#30	1Ен	FFFF84 _H	ICR09	0000В9н*1	
Free-run timer overflow/clear	×	#31	1Fн	FFFF80 _H	ICR10	0000BAн *1	
A/D converter conversion complete	0	#32	20н	FFFF7C _H		JUUUDAH '	
Sound generator 0/1	×	#33	21н	FFFF78 _H	ICR11	0000BBн*1	
Time-base timer	×	#34	22н	FFFF74 _H	IUNII	OUUUDDH '	
UART2 RX	0	#35	23н	FFFF70 _H	ICR12	0000BC _н *1	↑
UART2 TX	Δ	#36	24н	FFFF6C _H	101112	OOOODOH .	Low

(Continued)

- *5 : Average output current is defined as the average value of the current flowing through any one of the corresponding pins within a period of 100 ms. The "average value" can be calculated by multiplying the "operating current" by the "operating factor".
- *6 : Average total output current is defined as the average value of the current flowing through all of the corresponding pins within a period of 100 ms. The "average value" can be calculated by multiplying the "operating current" by the "operating factor".
- *7: Applicable to pins: P10 to P15,P50 to P57,P60 to P67,P70 to P77,P80 to P87,PC0 to PC7,PD0 to PD6, PE0 to PE2
 - Use within recommended operating conditions.
 - Use at DC voltage (current) .
 - The +B signal should always be applied with a limiting resistance placed between the +B signal and the microcontroller.
 - The value of the limiting resistance should be set so that when the +B signal is applied, the input current to the microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods.
 - Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input potential may pass through the protective diode and increase the potential at the Vcc pin, and this may affect other devices.
 - Note that if a +B signal is input when the microcontroller power supply is off (not fixed at 0 V), the microcontroller may partially malfunction on power supplied through the +B signal pin.
 - Note that if the +B input is applied during power-on, the power supply voltage may reach a level such that the power-on reset does not function due to the power supplied from the +B signal.
 - Care must be taken not to leave +B input pins open.
 - Note that analog system input/output pins (LCD drive pins, comparator input pins, etc.) cannot accept +B signal inputs.
 - Sample recommended circuit :



WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

(Vcc = 5.0 V $\pm 10\%$, Vss = DVss = AVss = 0.0 V, T_A = -40 °C to +105 °C)

Davamatav	Ole ed	Din nome	O a maliki a ma	V	alue		11	Domorko	
Parameter	Symbol	Pin name	Conditions	Min	Тур	Max	Unit	Remarks	
Input leakage current	lı∟	All input pins	Vcc = DVcc = AVcc = 5.5 V, Vss < V _I < Vcc	_		10	μΑ		
Input capacitance 1	Cin1	All pins except VCC, VSS, DVCC, DVSS, AVCC, AVSS, C, P70 to P77, P80 to P87	_	_	_	15	pF		
Input capacitance 2	C _{IN2}	P70 to P77, P80 to P87	_	_		45	pF		
Pull-up resistance	Rup	RST	_	25	50	100	kΩ		
Pull-down resistance	Roown	MD2	_	_	_	100	kΩ	Excluding Flash memory product	
General-purpose output "H" voltage	Vон1	All pins except P70 to P77, P80 to P87	Vcc = 4.5 V, Іон = -4.0 mA	Vcc - 0.5			V		
Stepping motor output "H" voltage	V _{OH2}	P70 to P77, P80 to P87	$V_{CC} = 4.5 \text{ V},$ $I_{OH} = -30.0 \text{ mA}$	Vcc - 0.5	_	_	٧		
General-purpose output "L" voltage	V _{OL1}	All pins except P70 to P77, P80 to P87	Vcc = 4.5 V, IoL = 4.0 mA	_		0.4	٧		
Stepping motor output "L" voltage	V _{OL2}	P70 to P77, P80 to P87	Vcc = 4.5 V, loL = 30.0 mA	_	_	0.55	V		
Stepping motor output phase variation "H"	ΔVон	PWM1Pn, PWM1Mn, PWM2Pn, PWM2Mn, n = 0 to 3	Vcc = 4.5 V, Iон = -30.0 mA, maximum deviation Vон2	_	_	90	mV		
Stepping motor output phase variation "L"	ΔVoL	PWM1Pn, PWM1Mn, PWM2Pn, PWM2Mn, n = 0 to 3	Vcc = 4.5 V, IoL = 30.0 mA, maximum deviation VoH2	_	_	90	mV		
Lopiu		Between V0 and V1,		50	100	200	kΩ	Evaluation product	
LCD internal divider resistance	RLCD	Between V1 and V2, Between V2 and V3	_	8.75	12.5	17.0	kΩ	Flash memory product	

$$(Vcc = 5.0 \text{ V} \pm 10\%, Vss = DVss = AVss = 0.0 \text{ V}, T_A = -40 \,^{\circ}\text{C to} + 105 \,^{\circ}\text{C})$$

Parameter	Symbol	Pin name	Conditions	V	/alue		Unit	Remarks
raiailletei	Symbol	Fill Hallie	Conditions	Min	Тур	Max	Oiiit	
LCDC leakage current	ILCDC	V0 to V3, COMm (m = 0 to 3), SEGn, (n = 00 to 31)			_	5.0	μΑ	
LCD output impedance	Rvcom	COMn (n = 0 to 3)	_	_		4.5	kΩ	
	Rvseg	SEGn (n = 00 to 31)	_	_		17	kΩ	

^{*:} Power supply current values assume an external clock supplied to the X1 pin and X1A pin. Users must be aware that power supply current levels differ depending on whether an external clock or oscillator is used.

4. AC Characteristics

(1) Clock timing

(Vcc = 5.0 V $\pm 10\%$, Vss = DVss = AVss = 0.0 V, Ta = -40 °C to +105 °C)

Doromotor	Symbol	Pin name	Condi-		Value		Unit	Remarks
Parameter	Symbol	Pinname	tions	Min	Тур	Max	Unit	nemarks
				3	_	16	MHz	1/2 (PLL stopped) When using the oscillator circuit
	Fc			3	_	32	MHz	1/2 (PLL stopped) When using an external clock
Ola ala fua accessa		X0, X1		4		32	MHz	PLL multiplied by 1
Clock frequency				3	_	16	MHz	PLL multiplied by 2
				3	_	10.7	MHz	PLL multiplied by 3
				3	_	8	MHz	PLL multiplied by 4
				3		5.33	MHz	PLL multiplied by 6
				3		4	MHz	PLL multiplied by 8
	FLC	X0A, X1A			32.768	_	kHz	
	tcyL	X0, X1	_	62.5		333	ns	When using an oscillator
Clock cycle time				31.25		333	ns	External clock input
	tlcyl	X0A, X1A			30.5	_	μs	
Input clock pulse width	Pwh, Pwl	X0		5	_	_	ns	Use duty ratio of $50\% \pm 3\%$ as a guideline
Width	Pwlh, Pwll	X0A		_	15.2	_	μs	
Input clock rise and fall time	tcr, tcf	X0				5	ns	When using an external clock signal
Internal operating clock frequency	Fcp	_		1.5	_	32	MHz	Using main clock (PLL clock)
Clock frequency	FLCP	_		_	8.192	_	kHz	Using sub clock
Internal operating clock cycle time	tcp	_		31.25	_	666	ns	Using main clock (PLL clock)
Clock Cycle tille	t LCP	_			122.1		μs	Using sub clock

• Guaranteed PLL Operation Range

Internal operating clock frequency vs. Power supply voltage

Power supply voltage Vcc (V)

Range of warranted PLL operation

Namal operating range

Internal clock fcp (MHz)

Notes: • For PLL $1 \times \text{only}$, use with tcp = 4 MHz or greater.

• Refer to "5. A/D Converter (1) Electrical Characteristics" for details on the A/D converter operating frequency.


(2) Reset input

$$(Vcc = 5.0 \text{ V} \pm 10\%, Vss = AVss = 0.0 \text{ V}, T_A = -40 ^{\circ}\text{C} \text{ to} +105 ^{\circ}\text{C})$$


Parameter	Symbol	Pin name	Value		Unit	Remarks
Farameter	Syllibol	Min Max		Max	Oilit	nemarks
		500	_	ns	During normal operation	
Reset input time	t RSTL	RST	Oscillator oscillation time* + 16 tcp		ms	In stop mode, sub clock mode, sub sleep mode, and watch mode
			100		μs	In time-base timer mode

^{*:} The oscillation time of the oscillator is the time taken to reach 90% of the amplitude. The oscillation time of a crystal oscillator is between several ms and tens of ms. The oscillation time of a ceramic oscillator is between hundreds of μ s and several ms. The oscillation time of an external clock is 0 ms.

Note: tcp is the internal operating clock cycle time. (Unit: ns)



• In stop mode, sub clock mode, sub sleep mode, watch mode, and power-on




(5) Timer input timing

 $(Vcc = 5.0 V\pm 10\%, Vss = AVss = 0.0 V, T_A = -40 °C to +105 °C)$

Parameter	Symbol	Pin name	Conditions	Value		Unit
		i iii iiaiiie	Conditions	Min	Max	Offic
Input pulse width	tтıwн tтıwL	TIN0, TIN1, IN0 to IN3	_	4 tcp	_	ns

Note: tcp is the internal operating clock cycle time. Refer to "(1) Clock timing".




(6) Trigger input timing

 $(Vcc = 5.0 V\pm 10\%, Vss = AVss = 0.0 V, T_A = -40 °C to +105 °C)$

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max	Oiiit	nemarks
Input pulse width	tringi,	INT0 to INT7	_	200	_	ns	During normal operation
		ADTG		tcp + 200	—	ns	

Note: tcp is the internal operating clock cycle time. Refer to "(1) Clock timing".



5. A/D Converter

(1) Electrical Characteristics

(Vcc = AVcc = AVRH = 4.0 V to 5.5 V, Vss = AVss = 0.0 V, $T_A = -40$ °C to +105 °C)


Parameter	Symbol	Pin name	Value			Heit	Domostro	
			Min	Тур	Max	Unit	Remarks	
Resolution				_	10	bit		
Total error	_	_	- 3.0	_	+ 3.0	LSB		
Non-linear error	_	_	- 2.5	_	+ 2.5	LSB		
Differential linear error	_	_	– 1.9	_	+ 1.9	LSB		
Zero transition voltage	Vот	AN0 to AN7	AVss – 1.5 LSB	AVss + 0.5 LSB	AVss + 2.5 LSB	V	1 LSB = (AVRH – AVss) / 1024	
Full scale transition voltage	VFST	AN0 to AN7	AVRH – 3.5 LSB	AVRH – 1.5 LSB	AVRH + 0.5 LSB	V		
Sampling time	tsмр	_	0.4	_	16500	μs	4.5 V ≤ AVcc ≤ 5.5 V	
			1.0				4.0 V ≤ AVcc ≤ 4.5 V	
Compare time	tсмр	_	0.66		_	μs	4.5 V ≤ AVcc ≤ 5.5 V	
			2.2				4.0 V ≤ AVcc ≤ 4.5 V	
A/D conversion time	tcnv	_	1.44		_	μs	*1	
Analog port input current	lain	AN0 to AN7	- 0.3	_	+ 10	μА		
Analog input voltage	Vain	AN0 to AN7	0	_	AVRH	V		
Reference voltage	AV+	AVRH	AVss + 2.7	_	AVcc	V		
Power supply current	lΑ	AVcc	_	2.3	6.0	mA		
	Іан		_	_	5	μΑ	*2	
Reference voltage supply current	IR	AVRH	_	520	900	μΑ	Vavrh = 5.0 V	
	IRH				5	μΑ	*2	
Inter-channel variation		AN0 to AN7			4	LSB		

^{*1 :} The time per channel (4.5 V \leq AVcc \leq 5.5 V, and internal operating frequency = 32 MHz) .

^{*2 :} Defined as supply current (when $V_{CC} = AV_{CC} = AV_{CC}$

• Notes on the external impedance and sampling time of analog inputs

A/D converter with sample and hold circuit. If the external impedance is too high to keep sufficient sampling time, the analog voltage charged to the internal sample and hold capacitor is insufficient, adversely affecting A/D conversion precision. Therefore, to satisfy the A/D conversion precision standard, consider the relationship between the external impedance and minimum sampling time and either adjust the register value and operating frequency or decrease the external impedance so that the sampling time is longer than the minimum value. If the sampling time is still not sufficient, connect a capacitor of about 0.1 μ F to the analog input pin.



FUJITSU SEMICONDUCTOR LIMITED

Nomura Fudosan Shin-yokohama Bldg. 10-23, Shin-yokohama 2-Chome, Kohoku-ku Yokohama Kanagawa 222-0033, Japan

Tel: +81-45-415-5858 http://jp.fujitsu.com/fsl/en/

For further information please contact:

North and South America

FUJITSU SEMICONDUCTOR AMERICA, INC. 1250 E. Arques Avenue, M/S 333 Sunnyvale, CA 94085-5401, U.S.A. Tel: +1-408-737-5600 Fax: +1-408-737-5999 http://us.fujitsu.com/micro/

Europe

FUJITSU SEMICONDUCTOR EUROPE GmbH Pittlerstrasse 47, 63225 Langen, Germany Tel: +49-6103-690-0 Fax: +49-6103-690-122 http://emea.fujitsu.com/semiconductor/

Korea

FUJITSU SEMICONDUCTOR KOREA LTD. 206 Kosmo Tower Building, 1002 Daechi-Dong, Gangnam-Gu, Seoul 135-280, Republic of Korea Tel: +82-2-3484-7100 Fax: +82-2-3484-7111 http://kr.fujitsu.com/fmk/

Asia Pacific

FUJITSU SEMICONDUCTOR ASIA PTE. LTD.
151 Lorong Chuan,
#05-08 New Tech Park 556741 Singapore
Tel: +65-6281-0770 Fax: +65-6281-0220
http://www.fujitsu.com/sg/services/micro/semiconductor/

FUJITSU SEMICONDUCTOR SHANGHAI CO., LTD. Rm. 3102, Bund Center, No.222 Yan An Road (E), Shanghai 200002, China
Tel: +86-21-6146-3688 Fax: +86-21-6335-1605
http://cn.fujitsu.com/fss/

FUJITSU SEMICONDUCTOR PACIFIC ASIA LTD. 10/F., World Commerce Centre, 11 Canton Road, Tsimshatsui, Kowloon, Hong Kong
Tel: +852-2377-0226 Fax: +852-2376-3269

http://cn.fujitsu.com/fsp/

Specifications are subject to change without notice. For further information please contact each office.

All Rights Reserved.

The contents of this document are subject to change without notice.

Customers are advised to consult with sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of FUJITSU SEMICONDUCTOR device; FUJITSU SEMICONDUCTOR does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information.

FUJITSU SEMICONDUCTOR assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of FUJITSU SEMICONDUCTOR or any third party or does FUJITSU SEMICONDUCTOR warrant non-infringement of any third-party's intellectual property right or other right by using such information. FUJITSU SEMICONDUCTOR assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that FUJITSU SEMICONDUCTOR will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

Exportation/release of any products described in this document may require necessary procedures in accordance with the regulations of the Foreign Exchange and Foreign Trade Control Law of Japan and/or US export control laws.

The company names and brand names herein are the trademarks or registered trademarks of their respective owners.

Edited: Sales Promotion Department