



Welcome to [E-XFL.COM](https://www.e-xfl.com)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Obsolete
Core Processor	F ² MC-16LX
Core Size	16-Bit
Speed	32MHz
Connectivity	CANbus, LINbus, UART/USART
Peripherals	LCD, LVD, POR, PWM, WDT
Number of I/O	93
Program Memory Size	256KB (256K x 8)
Program Memory Type	Mask ROM
EEPROM Size	-
RAM Size	10K x 8
Voltage - Supply (Vcc/Vdd)	4V ~ 5.5V
Data Converters	A/D 8x8/10b
Oscillator Type	External
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	120-LQFP
Supplier Device Package	120-LQFP (16x16)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb90922ncspmc-gs-171e1

16-bit Microcontroller

CMOS

F²MC-16LX MB90920 Series

**MB90F922NC/F922NCS/922NCS/F923NC/F923NCS/
MB90F924NC/F924NCS/V920-101/V920-102**

■ DESCRIPTION

The MB90920 series is a family of general-purpose FUJITSU SEMICONDUCTOR 16-bit microcontrollers designed for applications such as vehicle instrument panel control.

The instruction set retains the AT architecture from the F²MC-8L and F²MC-16LX families, with further refinements including high-level language instructions, extended addressing modes, improved multiplication and division operations (signed), and bit processing. In addition, long word processing is made possible by the inclusion of a built-in 32-bit accumulator.

Note : F²MC is the abbreviation of FUJITSU Flexible Microcontroller.

■ FEATURES

- Clock
Built-in PLL clock frequency multiplication circuit.
Selection of machine clocks (PLL clocks) is allowed among frequency division by two on oscillation clock, and multiplication of 1 to 8 times of oscillation clock (for 4 MHz oscillation clock, 4 MHz to 32 MHz).
Operation by sub clock (up to 50 kHz : 100 kHz oscillation clock divided by two) is allowed.
- 16-bit input capture (8 channels)
Detects rising, falling, or both edges.
16-bit capture register × 8
The value of a 16-bit free-run timer counter is latched upon detection of an edge input to pin and an interrupt request is generated.

(Continued)

For the information for microcontroller supports, see the following web site.

This web site includes the "**Customer Design Review Supplement**" which provides the latest cautions on system development and the minimal requirements to be checked to prevent problems before the system development.

<http://edevise.fujitsu.com/micom/en-support/>

MB90920 Series

■ PRODUCT LINEUP

Part number Parameter	MB90 F922NC	MB90 F922NCS	MB90 F923NC	MB90 F923NCS	MB90 F924NC	MB90 F924NCS	MB90 922NCS	MB90 V920-101	MB90 V920-102
Type	Flash memory product						MASK ROM product	Evaluation product	
CPU	F ² MC-16LX CPU								
System clock	PLL clock multiplier circuit (× 1, × 2, × 3, × 4, × 8, 1/2 when PLL stopped) Minimum instruction execution time 31.25 ns (with 4 MHz oscillation clock × 8)								
Sub clock pins (X0A, X1A)	Yes	No	Yes	No	Yes	No	No	No	Yes
ROM	Flash memory 256 Kbytes		Flash memory 384 Kbytes		Flash memory 512 Kbytes		256 K bytes	External	
RAM	10 Kbytes		16 Kbytes		24 Kbytes		10 K bytes	30 Kbytes	
I/O port	91 ports	93 ports	91 ports	93 ports	91 ports	93 ports	93 ports	93 ports	91 ports
LCD controller	32 segment × 4 common								
LIN-UART	UART (LIN/SCI) 4 channels								
CAN interface	4 channels								
16-bit input capture	8 channels								
16-bit reload timer	4 channels								
16-bit free-run timer	1 channel								
Real time watch timer	1 channel								
16-bit PPG timer	6 channels								
External interrupt	8 channels								
8/10-bit A/D converter	8 channels								
Low-voltage/ CPU operating detection reset	Yes						No		
Stepping motor controller	4 channels								
Sound generator	2 channels								
Flash memory security	Yes						—		
Operating voltage	4.0 V to 5.5 V						4.5 V to 5.5 V		
Package	LQFP-120						PGA-299		

■ PIN DESCRIPTIONS

Pin no.	Pin name	I/O circuit type*1	Function
108	X0	A	High-speed oscillation input pin
107	X1		High-speed oscillation output pin
13	X0A	B	Low-speed oscillation input pin
	P92	I	General-purpose I/O port
14	X1A	B	Low-speed oscillation output pin
	P93	I	General-purpose I/O port
90	$\overline{\text{RST}}$	C	Reset input pin
93	P00	F	General-purpose I/O port
	SEG24		LCD controller/driver segment output pin
94	P01	F	General-purpose I/O port
	SEG25		LCD controller/driver segment output pin
95	P02	F	General-purpose I/O port
	SEG26		LCD controller/driver segment output pin
96	P03	F	General-purpose I/O port
	SEG27		LCD controller/driver segment output pin
97	P04	F	General-purpose I/O port
	SEG28		LCD controller/driver segment output pin
98	P05	F	General-purpose I/O port
	SEG29		LCD controller/driver segment output pin
99	P06	F	General-purpose I/O port
	SEG30		LCD controller/driver segment output pin
100	P07	F	General-purpose I/O port
	SEG31		LCD controller/driver segment output pin
101	P10	I	General-purpose I/O port
	PPG2		16-bit PPG ch.2 output pin
	IN5		Input capture ch.5 trigger input pin
102	P11	I	General-purpose I/O port
	TOT0		16-bit reload timer ch.0 TOT output pin
	PPG3		16-bit PPG ch.3 output pin
	IN4		Input capture ch.4 trigger input pin
103	P12	I	General-purpose I/O port
	TIN0		16-bit reload timer ch.0 TIN input pin
	PPG4		16-bit PPG ch.4 output pin

(Continued)

MB90920 Series

Pin no.	Pin name	I/O circuit type*1	Function
61	P54	I	General-purpose I/O port
	TX0		CAN interface 0 TX output pin
	TX2		CAN interface 2 TX output pin
	SGA1		Sound generator ch.1 SGA output pin
63	P55	I	General-purpose I/O port
	RX0		CAN interface 0 RX input pin
	RX2		CAN interface 2 RX input pin
	INT2		INT2 external interrupt input pin
91	P56	I	General-purpose I/O port
	SGO0		Sound generator ch.0 SGO output pin
	FRCK		Free-run timer clock input pin
92	P57	I	General-purpose I/O port
	SGA0		Sound generator ch.0 SGA output pin
39	P60	H	General-purpose I/O port
	AN0		A/D converter input pin
40	P61	H	General-purpose I/O port
	AN1		A/D converter input pin
41	P62	H	General-purpose I/O port
	AN2		A/D converter input pin
42	P63	H	General-purpose I/O port
	AN3		A/D converter input pin
43	P64	H	General-purpose I/O port
	AN4		A/D converter input pin
44	P65	H	General-purpose I/O port
	AN5		A/D converter input pin
45	P66	H	General-purpose I/O port
	AN6		A/D converter input pin
46	P67	H	General-purpose I/O port
	AN7		A/D converter input pin
67	P70	L	General-purpose output-only port
	PWM1P0		Stepping motor controller ch.0 output pin
68	P71	L	General-purpose output-only port
	PWM1M0		Stepping motor controller ch.0 output pin
69	P72	L	General-purpose output-only port
	PWM2P0		Stepping motor controller ch.0 output pin

(Continued)




(Continued)

Pin no.	Pin name	I/O circuit type*1	Function
26	PD2	I	General-purpose I/O port
	SCK2		UART ch.2 serial clock I/O pin
27	PD3	J	General-purpose I/O port
	SIN3		UART ch.3 serial data input pin
28	PD4	I	General-purpose I/O port
	SOT3		UART ch.3 serial data output pin
29	PD5	I	General-purpose I/O port
	SCK3		UART ch.3 serial clock I/O pin
30	PD6	I	General-purpose I/O port
	TOT2		16-bit reload timer ch.2 TOT output pin
56	PE0	I	General-purpose I/O port
	TOT3		16-bit reload timer ch.3 TOT output pin
57	PE1	I	General-purpose I/O port
	TIN3		16-bit reload timer ch.3 TIN input pin
64	PE2	I	General-purpose I/O port
	SGO1		Sound generator ch.1 SGO output pin
62	RSTO	N	Internal reset signal output pin
65, 75, 85	DVCC	—	Power supply input pins dedicated for high current output buffer
66, 76, 86	DVSS	—	Power supply GND pins dedicated for high current output buffer
35	AVCC	—	A/D converter dedicated power supply input pin
38	AVSS	—	A/D converter dedicated power supply GND pin
36	AVRH	—	A/D converter Vref+ input pin. Vref- is fixed to AVSS.
89	MD0	D	Mode setting input pin. Connect to VCC pin.
88	MD1	D	Mode setting input pin. Connect to VCC pin.
87	MD2	D/E*2	Mode setting input pin. Connect to VSS pin.
17	C	—	External capacitor pin. Connect a 0.1 μ F capacitor between this pin and the VSS pin.
15, 105	VCC	—	Power supply input pins
16, 47, 106	VSS	—	GND power supply pins

*1 : For I/O circuit type, refer to “■ I/O CIRCUIT TYPES”.

*2 : The I/O circuit type is D for Flash memory products and E for evaluation products.

■ I/O CIRCUIT TYPE

Type	Circuit	Remarks
A	 Standby control signal	Oscillation circuit High-speed oscillation feedback resistance : approx. 1 MΩ (Flash memory product/MASK ROM product/Evaluation product)
B	 Standby control signal	Oscillation circuit Low-speed oscillation feedback resistance : approx. 10 MΩ
C	 Pull-up resistor CMOS hysteresis input	Input-only pin (with pull-up resistance) - Attached pull-up resistor : approx. 50 kΩ - CMOS hysteresis input ($V_{IH}/V_{IL} = 0.8 V_{CC}/0.2 V_{CC}$)
D	 CMOS hysteresis input	Input-only pin CMOS hysteresis input ($V_{IH}/V_{IL} = 0.8 V_{CC}/0.2 V_{CC}$) Note: The MD2 pin of the Flash memory products uses this circuit type.

(Continued)

Type	Circuit	Remarks
K		A/D converter input common general-purpose port (serial input) • CMOS output ($I_{OH}/I_{OL} = \pm 4 \text{ mA}$) • CMOS hysteresis input ($V_{IH}/V_{IL} = 0.8 V_{CC}/0.2 V_{CC}$) • CMOS input (SIN) ($V_{IH}/V_{IL} = 0.7 V_{CC}/0.3 V_{CC}$) • Automotive input ($V_{IH}/V_{IL} = 0.8 V_{CC}/0.5 V_{CC}$)
L		High current output port (SMC pin) CMOS output ($I_{OH}/I_{OL} = \pm 30 \text{ mA}$)
M		LCDC output common general-purpose port (serial input) • CMOS output ($I_{OH}/I_{OL} = \pm 4 \text{ mA}$) • CMOS hysteresis input ($V_{IH}/V_{IL} = 0.8 V_{CC}/0.2 V_{CC}$) • CMOS input (SIN) ($V_{IH}/V_{IL} = 0.7 V_{CC}/0.3 V_{CC}$) • Automotive input ($V_{IH}/V_{IL} = 0.8 V_{CC}/0.5 V_{CC}$)

(Continued)

■ I/O MAP

Address	Register name	Symbol	Read/write	Resource name	Initial value
000000 _H	Port 0 data register	PDR0	R/W	Port 0	XXXXXXXX _B
000001 _H	Port 1 data register	PDR1	R/W	Port 1	XXXXXXXX _B
000002 _H	Port 2 data register	PDR2	R/W	Port 2	XXXXXXXX _B
000003 _H	Port 3 data register	PDR3	R/W	Port 3	XXXXXXXX _B
000004 _H	Port 4 data register	PDR4	R/W	Port 4	XXXXXXXX _B
000005 _H	Port 5 data register	PDR5	R/W	Port 5	XXXXXXXX _B
000006 _H	Port 6 data register	PDR6	R/W	Port 6	XXXXXXXX _B
000007 _H	Port 7 data register	PDR7	R/W	Port 7	XXXXXXXX _B
000008 _H	Port 8 data register	PDR8	R/W	Port 8	XXXXXXXX _B
000009 _H	Port 9 data register	PDR9	R/W	Port 9	XXXXXXXX _B
00000A _H , 00000B _H	(Disabled)				
00000C _H	Port C data register	PDRC	R/W	Port C	XXXXXXXX _B
00000D _H	Port D data register	PDRD	R/W	Port D	XXXXXXXX _B
00000E _H	Port E data register	PDRE	R/W	Port E	XXXXXXXX _B
00000F _H	(Disabled)				
000010 _H	Port 0 direction register	DDR0	R/W	Port 0	00000000 _B
000011 _H	Port 1 direction register	DDR1	R/W	Port 1	XX000000 _B
000012 _H	Port 2 direction register	DDR2	R/W	Port 2	000000XX _B
000013 _H	Port 3 direction register	DDR3	R/W	Port 3	00000000 _B
000014 _H	Port 4 direction register	DDR4	R/W	Port 4	00000000 _B
000015 _H	Port 5 direction register	DDR5	R/W	Port 5	00000000 _B
000016 _H	Port 6 direction register	DDR6	R/W	Port 6	00000000 _B
000017 _H	Port 7 direction register	DDR7	R/W	Port 7	00000000 _B
000018 _H	Port 8 direction register	DDR8	R/W	Port 8	00000000 _B
000019 _H	Port 9 direction register	DDR9	R/W	Port 9	X0000000 _B
00001A _H	Analog input enable	ADER6	R/W	Port 6, A/D	11111111 _B
00001B _H	(Disabled)				
00001C _H	Port C direction register	DDRC	R/W	Port C	00000000 _B
00001D _H	Port D direction register	DDRD	R/W	Port D	X0000000 _B
00001E _H	Port E direction register	DDRE	R/W	Port E	XXXXX000 _B
00001F _H	(Disabled)				
000020 _H	Lower A/D control status register	ADCS0	R/W	A/D converter	000XXXX0 _B
000021 _H	Higher A/D control status register	ADCS1	R/W		0000000X _B
000022 _H	Lower A/D control status register	ADCR0	R		00000000 _B
000023 _H	Higher A/D data register	ADCR1	R		XXXXXX00 _B

(Continued)

MB90920 Series

Address	Register name	Symbol	Read/write	Resource name	Initial value
003944 _H	Input capture register 6	IPCP6	R	Input capture 6/7	XXXXXXXX _B
003945 _H					XXXXXXXX _B
003946 _H	Input capture register 7	IPCP7	R		XXXXXXXX _B
003947 _H					XXXXXXXX _B
003948 _H to 00394F _H	(Disabled)				
003950 _H	Minute data register 2/Reload register 2	TMR2/ TMRLR2	R/W	16-bit reload timer 2	XXXXXXXX _B
003951 _H					XXXXXXXX _B
003952 _H	Minute data register 3/Reload register 3	TMR3/ TMRLR3	R/W	16-bit reload timer 3	XXXXXXXX _B
003953 _H					XXXXXXXX _B
003954 _H to 003957 _H	(Disabled)				
003958 _H	Sub second data register	WTBR	R/W	Real time watch timer	XXXXXXXX _B
003959 _H					XXXXXXXX _B
00395A _H					XXXXXXXX _B
00395B _H	Second data register	WTSR	R/W		XX000000 _B
00395C _H	Minute data register	WTMR	R/W		XX000000 _B
00395D _H	Hour data register	WTHR	R/W		XXX00000 _B
00395E _H	Day data register	WTDR	R/W		00X00001 _B
00395F _H	(Disabled)				
003960 _H	LCD display RAM	VRAM	R/W	LCD controller/ driver	XXXXXXXX _B
003961 _H					XXXXXXXX _B
003962 _H					XXXXXXXX _B
003963 _H					XXXXXXXX _B
003964 _H					XXXXXXXX _B
003965 _H					XXXXXXXX _B
003966 _H					XXXXXXXX _B
003967 _H					XXXXXXXX _B
003968 _H					XXXXXXXX _B
003969 _H					XXXXXXXX _B
00396A _H					XXXXXXXX _B
00396B _H					XXXXXXXX _B
00396C _H					XXXXXXXX _B
00396D _H					XXXXXXXX _B
00396E _H					XXXXXXXX _B
00396F _H					XXXXXXXX _B

(Continued)

MB90920 Series

(Continued)

Continued

Address	Register name	Symbol	Read/write	Resource name	Initial value
003998 _H	PWM1 compare register 3	PWC13	R/W	Stepping motor controller 3	XXXXXXXX _B
003999 _H					XXXXXXXX _B
00399A _H	PWM2 compare register 3	PWC23	R/W		XXXXXXXX _B
00399B _H					XXXXXXXX _B
00399C _H	PWM1 select register 3	PWS13	R/W		00000000 _B
00399D _H	PWM2 select register 3	PWS23	R/W		X0000000 _B
00399E _H to 0039A5 _H	(Disabled)				
0039A6 _H	Flash write control register 0	FWR0	R/W	Flash I/F	00000000 _B
0039A7 _H	Flash write control register 1	FWR1			00000000 _B
0039A8 _H to 0039BF _H	(Disabled)				
0039C0 _H to 0039DF _H	Area reserved for CAN Controller 2. Refer to “■ CAN CONTROLLERS”				
0039E0 _H to 0039FF _H	Area reserved for CAN Controller 3. Refer to “■ CAN CONTROLLERS”				
003A00 _H to 003AFF _H	Area reserved for CAN Controller 0. Refer to “■ CAN CONTROLLERS”				
003B00 _H to 003BFF _H	Area reserved for CAN Controller 1. Refer to “■ CAN CONTROLLERS”				
003C00 _H to 003CFF _H	Area reserved for CAN Controller 0. Refer to “■ CAN CONTROLLERS”				
003D00 _H to 003DFF _H	Area reserved for CAN Controller 1. Refer to “■ CAN CONTROLLERS”				
003E00 _H to 003EFF _H	Area reserved for CAN Controller 2. Refer to “■ CAN CONTROLLERS”				
003F00 _H to 003FFF _H	Area reserved for CAN Controller 3. Refer to “■ CAN CONTROLLERS”				

List of Message Buffers (ID Registers)

Address				Register	Abbreviation	Access	Initial Value
CAN0	CAN1	CAN2	CAN3				
003A00 _H to 003A1F _H	003B00 _H to 003B1F _H	003700 _H to 00371F _H	003800 _H to 00381F _H	General-purpose RAM	—	R/W	XXXXXXXX _B to XXXXXXXX _B
003A20 _H	003B20 _H	003720 _H	003820 _H	ID register 0	IDR0	R/W	XXXXXXXX _B XXXXXXXX _B
003A21 _H	003B21 _H	003721 _H	003821 _H				XXXXXX--- _B XXXXXXXX _B
003A22 _H	003B22 _H	003722 _H	003822 _H				
003A23 _H	003B23 _H	003723 _H	003823 _H				
003A24 _H	003B24 _H	003724 _H	003824 _H	ID register 1	IDR1	R/W	XXXXXXXX _B XXXXXXXX _B
003A25 _H	003B25 _H	003725 _H	003825 _H				XXXXXX--- _B XXXXXXXX _B
003A26 _H	003B26 _H	003726 _H	003826 _H				
003A27 _H	003B27 _H	003727 _H	003827 _H				
003A28 _H	003B28 _H	003728 _H	003828 _H	ID register 2	IDR2	R/W	XXXXXXXX _B XXXXXXXX _B
003A29 _H	003B29 _H	003729 _H	003829 _H				XXXXXX--- _B XXXXXXXX _B
003A2A _H	003B2A _H	00372A _H	00382A _H				
003A2B _H	003B2B _H	00372B _H	00382B _H				
003A2C _H	003B2C _H	00372C _H	00382C _H	ID register 3	IDR3	R/W	XXXXXXXX _B XXXXXXXX _B
003A2D _H	003B2D _H	00372D _H	00382D _H				XXXXXX--- _B XXXXXXXX _B
003A2E _H	003B2E _H	00372E _H	00382E _H				
003A2F _H	003B2F _H	00372F _H	00382F _H				
003A30 _H	003B30 _H	003730 _H	003830 _H	ID register 4	IDR4	R/W	XXXXXXXX _B XXXXXXXX _B
003A31 _H	003B31 _H	003731 _H	003831 _H				XXXXXX--- _B XXXXXXXX _B
003A32 _H	003B32 _H	003732 _H	003832 _H				
003A33 _H	003B33 _H	003733 _H	003833 _H				
003A34 _H	003B34 _H	003734 _H	003834 _H	ID register 5	IDR5	R/W	XXXXXXXX _B XXXXXXXX _B
003A35 _H	003B35 _H	003735 _H	003835 _H				XXXXXX--- _B XXXXXXXX _B
003A36 _H	003B36 _H	003736 _H	003836 _H				
003A37 _H	003B37 _H	003737 _H	003837 _H				
003A38 _H	003B38 _H	003738 _H	003838 _H	ID register 6	IDR6	R/W	XXXXXXXX _B XXXXXXXX _B
003A39 _H	003B39 _H	003739 _H	003839 _H				XXXXXX--- _B XXXXXXXX _B
003A3A _H	003B3A _H	00373A _H	00383A _H				
003A3B _H	003B3B _H	00373B _H	00383B _H				
003A3C _H	003B3C _H	00373C _H	00383C _H	ID register 7	IDR7	R/W	XXXXXXXX _B XXXXXXXX _B
003A3D _H	003B3D _H	00373D _H	00383D _H				XXXXXX--- _B XXXXXXXX _B
003A3E _H	003B3E _H	00373E _H	00383E _H				
003A3F _H	003B3F _H	00373F _H	00383F _H				

(Continued)

■ INTERRUPT SOURCES, INTERRUPT VECTORS, AND INTERRUPT CONTROL REGISTERS


Interrupt source	EI ² OS corresponding	Interrupt vector			Interrupt control register		Priority *2
		Number		Address	ICR	Address	
Reset	×	#08	08 _H	FFFFDC _H	—	—	High ↑ ↓ Low
INT9 instruction	×	#09	09 _H	FFFFD8 _H	—	—	
Exception processing	×	#10	0A _H	FFFFD4 _H	—	—	
CAN0 received/CAN2 received	×	#11	0B _H	FFFFD0 _H	ICR00	0000B0 _H *1	
CAN0 transmitted/node status/ CAN2 transmitted/node status	×	#12	0C _H	FFFFCC _H			
CAN1 received/CAN3 received	×	#13	0D _H	FFFFC8 _H	ICR01	0000B1 _H *1	
CAN1 transmitted/node status/ CAN3 transmitted/node status/SIO	×	#14	0E _H	FFFFC4 _H			
Input capture 0	△	#15	0F _H	FFFFC0 _H	ICR02	0000B2 _H *1	
DTP/ external interrupt - ch.0/ch.1 detected	△	#16	10 _H	FFFFBC _H			
Reload timer 0	△	#17	11 _H	FFFFB8 _H	ICR03	0000B3 _H *1	
Reload timer 2	△	#18	12 _H	FFFFB4 _H			
Input capture 1	△	#19	13 _H	FFFFB0 _H	ICR04	0000B4 _H *1	
DTP/ external interrupt - ch.2/ch.3 detected	△	#20	14 _H	FFFFAC _H			
Input capture 2	△	#21	15 _H	FFFFA8 _H	ICR05	0000B5 _H *1	
Reload timer 3	△	#22	16 _H	FFFFA4 _H			
Input capture 3/4/5/6/7	△	#23	17 _H	FFFFA0 _H	ICR06	0000B6 _H *1	
DTP/ external interrupt - ch.4/ ch.5 detected UART3 RX	△	#24	18 _H	FFFF9C _H			
PPG timer 0	△	#25	19 _H	FFFF98 _H	ICR07	0000B7 _H *1	
DTP/ external interrupt - ch.6/ ch.7 detected UART3 TX	△	#26	1A _H	FFFF94 _H			
PPG timer 1	△	#27	1B _H	FFFF90 _H	ICR08	0000B8 _H *1	
Reload timer 1	△	#28	1C _H	FFFF8C _H			
PPG timer 2/3/4/5	○	#29	1D _H	FFFF88 _H	ICR09	0000B9 _H *1	
Real time watch timer watch timer (sub clock)	×	#30	1E _H	FFFF84 _H			
Free-run timer overflow/clear	×	#31	1F _H	FFFF80 _H	ICR10	0000BA _H *1	
A/D converter conversion complete	○	#32	20 _H	FFFF7C _H			
Sound generator 0/1	×	#33	21 _H	FFFF78 _H	ICR11	0000BB _H *1	
Time-base timer	×	#34	22 _H	FFFF74 _H			
UART2 RX	○	#35	23 _H	FFFF70 _H	ICR12	0000BC _H *1	
UART2 TX	△	#36	24 _H	FFFF6C _H			

(Continued)

(Continued)

- *5 : Average output current is defined as the average value of the current flowing through any one of the corresponding pins within a period of 100 ms. The “average value” can be calculated by multiplying the “operating current” by the “operating factor”.
- *6 : Average total output current is defined as the average value of the current flowing through all of the corresponding pins within a period of 100 ms. The “average value” can be calculated by multiplying the “operating current” by the “operating factor”.
- *7 :
 - Applicable to pins: P10 to P15, P50 to P57, P60 to P67, P70 to P77, P80 to P87, PC0 to PC7, PD0 to PD6, PE0 to PE2
 - Use within recommended operating conditions.
 - Use at DC voltage (current) .
 - The +B signal should always be applied with a limiting resistance placed between the +B signal and the microcontroller.
 - The value of the limiting resistance should be set so that when the +B signal is applied, the input current to the microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods.
 - Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input potential may pass through the protective diode and increase the potential at the V_{CC} pin, and this may affect other devices.
 - Note that if a +B signal is input when the microcontroller power supply is off (not fixed at 0 V) , the microcontroller may partially malfunction on power supplied through the +B signal pin.
 - Note that if the +B input is applied during power-on, the power supply voltage may reach a level such that the power-on reset does not function due to the power supplied from the +B signal.
 - Care must be taken not to leave +B input pins open.
 - Note that analog system input/output pins (LCD drive pins, comparator input pins, etc.) cannot accept +B signal inputs.
 - Sample recommended circuit :


- Input/output equivalent circuit



WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

• **Guaranteed PLL Operation Range**


Internal operating clock frequency vs. Power supply voltage



- Notes :
- For PLL 1 × only, use with $f_{CP} = 4$ MHz or greater.
 - Refer to “5. A/D Converter (1) Electrical Characteristics” for details on the A/D converter operating frequency.

(Continued)

(Continued)



*1 : When the PLL multiplier is $\times 1$, $\times 2$, $\times 3$ or $\times 4$ and the internal clock is $20 \text{ MHz} < f_{CP} \leq 32 \text{ MHz}$, set DIV2 bit = "1"*4, CS2 bit = "1" in the PSCCR register.

[Example] When using a base oscillator frequency of 24 MHz at PLL $\times 1$:

CKSCR register : CS1 bit = "0", CS0 bit = "0"

PSCCR register : DIV2 bit = "1"*4, CS2 bit = "1"

[Example] When using a base oscillator frequency of 6 MHz at PLL $\times 3$:

CKSCR register : CS1 bit = "1", CS0 bit = "0"

PSCCR register : DIV2 bit = "1"*4, CS2 bit = "1"

*2 : When the PLL multiplier is $\times 2$ or $\times 4$ and the internal clock is $20 \text{ MHz} < f_{CP} \leq 32 \text{ MHz}$, the following settings are also supported.

PLL $\times 2$: CKSCR register : CS1 bit = "0", CS0 bit = "0"

PSCCR register : DIV2 bit = "0"*4, CS2 bit = "0"

PLL $\times 4$: CKSCR register : CS1 bit = "0", CS0 bit = "1"

PSCCR register : DIV2 bit = "0"*4, CS2 bit = "0"

*3 : When the PLL multiplier is set to $\times 6$ or $\times 8$ set "DIV2 bit = "0"*4 CS2 bit = "1" and "PLL2 bit = 1" in the PSCCR register.

[Example] When using a base oscillator frequency of 4 MHz at PLL $\times 6$:

CKSCR register : CS1 bit = "1", CS0 bit = "0"

PLLOS register : DIV2 bit = "0"*4, CS2 bit = "1"

[Example] When using a base oscillator frequency of 3 MHz at PLL $\times 8$:

CKSCR register : CS1 bit = "1", CS0 bit = "1"

PLLOS register : DIV2 bit = "0"*4, CS2 bit = "1"

*4 : The DIV2 bit is assigned to bit 9 of the PSCCR register and the CS2 bit is assigned to bit 8 of the PSCCR register. Both bits have a default value of "0".


MB90920 Series

- Bit setting: ESCR0/1/2/3:SCES=1, ECCR0/1/2/3:SCDE=1

($V_{CC} = 5.0\text{ V} \pm 10\%$, $V_{SS} = AV_{SS} = 0.0\text{ V}$, $T_A = -40\text{ }^{\circ}\text{C}$ to $+105\text{ }^{\circ}\text{C}$)

Parameter	Symbol	Pin name	Conditions	Value		Unit
				Min	Max	
Serial clock cycle time	t _{SCYC}	SCK0 to SCK3	Internal shift clock mode output pin C _L = 80 pF + 1TTL	5 t _{CP}	—	ns
SCK ↓ → SOT delay time	t _{SLOVI}	SCK0 to SCK3, SOT0 to SOT3		– 50	+ 50	ns
Valid SIN → SCK ↓	t _{IVSHI}	SCK0 to SCK3, SIN0 to SIN3		t _{CP} + 80	—	ns
SCK ↑ → valid SIN hold time	t _{SHIXI}			0	—	ns
SOT → SCK ↑ delay time	t _{SOVHI}	SCK0 to SCK3, SOT0 to SOT3		3 t _{CP} – 70	—	ns

- Notes :
- Depending on the machine clock frequency to be used, the maximum baud rate may be limited by some parameters. These parameters are shown in “MB90920 series hardware manual”.
 - C_L is the load capacitance connected to the pin during testing.
 - t_{CP} is the internal operating clock cycle time. Refer to “(1) Clock timing”.




(5) Timer input timing

(V_{CC} = 5.0 V±10%, V_{SS} = AV_{SS} = 0.0 V, T_A = -40 °C to +105 °C)

Parameter	Symbol	Pin name	Conditions	Value		Unit
				Min	Max	
Input pulse width	t _{TIWH} t _{TIWL}	TIN0, TIN1, IN0 to IN3	—	4 t _{CP}	—	ns

Note : t_{CP} is the internal operating clock cycle time. Refer to “ (1) Clock timing”.

- Timer input timing



MB90920 Series

5. A/D Converter

(1) Electrical Characteristics

($V_{CC} = AV_{CC} = AVRH = 4.0\text{ V to }5.5\text{ V}$, $V_{SS} = AV_{SS} = 0.0\text{ V}$, $T_A = -40\text{ }^{\circ}\text{C to }+105\text{ }^{\circ}\text{C}$)

Parameter	Symbol	Pin name	Value			Unit	Remarks
			Min	Typ	Max		
Resolution	—	—	—	—	10	bit	
Total error	—	—	- 3.0	—	+ 3.0	LSB	
Non-linear error	—	—	- 2.5	—	+ 2.5	LSB	
Differential linear error	—	—	- 1.9	—	+ 1.9	LSB	
Zero transition voltage	V_{OT}	AN0 to AN7	$AV_{SS} - 1.5\text{ LSB}$	$AV_{SS} + 0.5\text{ LSB}$	$AV_{SS} + 2.5\text{ LSB}$	V	1 LSB = ($AVRH - AV_{SS}$) / 1024
Full scale transition voltage	V_{FST}	AN0 to AN7	$AVRH - 3.5\text{ LSB}$	$AVRH - 1.5\text{ LSB}$	$AVRH + 0.5\text{ LSB}$	V	
Sampling time	t_{SMP}	—	0.4	—	16500	μs	4.5 V $\leq$ $AV_{CC} \leq$ 5.5 V
			1.0				4.0 V $\leq$ $AV_{CC} \leq$ 4.5 V
Compare time	t_{CMP}	—	0.66	—	—	μs	4.5 V $\leq$ $AV_{CC} \leq$ 5.5 V
			2.2				4.0 V $\leq$ $AV_{CC} \leq$ 4.5 V
A/D conversion time	t_{CNV}	—	1.44	—	—	μs	*1
Analog port input current	I_{AIN}	AN0 to AN7	- 0.3	—	+ 10	μA	
Analog input voltage	V_{AIN}	AN0 to AN7	0	—	$AVRH$	V	
Reference voltage	$AV+$	$AVRH$	$AV_{SS} + 2.7$	—	AV_{CC}	V	
Power supply current	I_A	AV_{CC}	—	2.3	6.0	mA	
	I_{AH}		—	—	5	μA	*2
Reference voltage supply current	I_R	$AVRH$	—	520	900	μA	$V_{AVRH} = 5.0\text{ V}$
	I_{RH}		—	—	5	μA	*2
Inter-channel variation	—	AN0 to AN7	—	—	4	LSB	


*1 : The time per channel (4.5 V $\leq$ $AV_{CC} \leq$ 5.5 V, and internal operating frequency = 32 MHz) .

*2 : Defined as supply current (when $V_{CC} = AV_{CC} = AVRH = 5.0\text{ V}$) with A/D converter not operating, and CPU in stop mode.


MB90920 Series

- The relationship between the external impedance and minimum sampling time
- At $4.5\text{ V} \leq AV_{CC} \leq 5.5\text{ V}$

(External impedance = 0 k Ω to 100 k Ω)




(External impedance = 0 k Ω to 20 k Ω)




- At $4.0\text{ V} \leq AV_{CC} \leq 4.5\text{ V}$

(External impedance = 0 k Ω to 100 k Ω)



(External impedance = 0 k Ω to 20 k Ω)



- About errors

As $|AV_{RH} - AV_{SS}|$ becomes smaller, the relative errors grow larger.

6. Flash Memory Program/Erase Characteristics

Parameter	Conditions	Value			Unit	Remarks
		Min	Typ	Max		
Sector erase time	$T_A = +25\text{ }^{\circ}\text{C}$ $V_{CC} = 5.0\text{ V}$	—	0.9	3.6	s	Excludes pre-programming before erase
Word (16-bit width) programming time		—	23	370	μs	Excludes system-level overhead
Chip programming time	$T_A = +25\text{ }^{\circ}\text{C}$, $V_{CC} = 5.0\text{ V}$	—	3.4	55	s	
Erase/program cycle	—	10000	—	—	cycle	
Flash memory data retention time	Average $T_A = +85\text{ }^{\circ}\text{C}$	20	—	—	year	*

* : This value is calculated from the results of evaluating the reliability of the technology (using Arrhenius equation to translate high temperature measurements into normalized value at + 85 °C) .