



Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Obsolete
Core Processor	F <sup>2</sup> MC-16LX
Core Size	16-Bit
Speed	32MHz
Connectivity	CANbus, LINbus, UART/USART
Peripherals	LCD, LVD, POR, PWM, WDT
Number of I/O	93
Program Memory Size	256KB (256K x 8)
Program Memory Type	Mask ROM
EEPROM Size	-
RAM Size	10K x 8
Voltage - Supply (Vcc/Vdd)	4V ~ 5.5V
Data Converters	A/D 8x8/10b
Oscillator Type	External
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	120-LQFP
Supplier Device Package	120-LQFP (16x16)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/infineon-technologies/mb90922ncspmc-gs-182e1">https://www.e-xfl.com/product-detail/infineon-technologies/mb90922ncspmc-gs-182e1</a>

## ■ PRODUCT LINEUP

Part number Parameter	MB90 F922NC	MB90 F922NCS	MB90 F923NC	MB90 F923NCS	MB90 F924NC	MB90 F924NCS	MB90 922NCS	MB90 V920-101	MB90 V920-102		
Type	Flash memory product						MASK ROM product	Evaluation product			
CPU	F <sup>2</sup> MC-16LX CPU										
System clock	PLL clock multiplier circuit (×1, ×2, ×3, ×4, ×8, 1/2 when PLL stopped) Minimum instruction execution time 31.25 ns (with 4 MHz oscillation clock ×8)										
Sub clock pins (X0A, X1A)	Yes	No	Yes	No	Yes	No	No	No	Yes		
ROM	Flash memory 256 Kbytes		Flash memory 384 Kbytes		Flash memory 512 Kbytes		256 K bytes	External			
RAM	10 Kbytes		16 Kbytes		24 Kbytes		10 K bytes	30 Kbytes			
I/O port	91 ports	93 ports	91 ports	93 ports	91 ports	93 ports	93 ports	93 ports	91 ports		
LCD controller	32 segment × 4 common										
LIN-UART	UART (LIN/SCI) 4 channels										
CAN interface	4 channels										
16-bit input capture	8 channels										
16-bit reload timer	4 channels										
16-bit free-run timer	1 channel										
Real time watch timer	1 channel										
16-bit PPG timer	6 channels										
External interrupt	8 channels										
8/10-bit A/D converter	8 channels										
Low-voltage/ CPU operating detection reset	Yes							No			
Stepping motor controller	4 channels										
Sound generator	2 channels										
Flash memory security	Yes						—				
Operating voltage	4.0 V to 5.5 V							4.5 V to 5.5 V			
Package	LQFP-120							PGA-299			

# MB90920 Series

Pin no.	Pin name	I/O circuit type*1	Function
104	P13	I	General-purpose I/O port
	PPG5		16-bit PPG ch.5 output pin
109	P14	I	General-purpose I/O port
	TIN2		16-bit reload timer ch.2 TIN input pin
	IN1		Input capture ch.1 trigger input pin
110	P15	I	General-purpose I/O port
	IN0		Input capture ch.0 trigger input pin
111	COM0	P	LCD controller/driver common output pin
112	COM1	P	LCD controller/driver common output pin
113	COM2	P	LCD controller/driver common output pin
114	COM3	P	LCD controller/driver common output pin
115	P22	F	General-purpose I/O port
	SEG00		LCD controller/driver segment output pin
116	P23	F	General-purpose I/O port
	SEG01		LCD controller/driver segment output pin
117	P24	F	General-purpose I/O port
	SEG02		LCD controller/driver segment output pin
118	P25	F	General-purpose I/O port
	SEG03		LCD controller/driver segment output pin
119	P26	F	General-purpose I/O port
	SEG04		LCD controller/driver segment output pin
120	P27	F	General-purpose I/O port
	SEG05		LCD controller/driver segment output pin
1	P30	F	General-purpose I/O port
	SEG06		LCD controller/driver segment output pin
2	P31	F	General-purpose I/O port
	SEG07		LCD controller/driver segment output pin
3	P32	F	General-purpose I/O port
	SEG08		LCD controller/driver segment output pin
4	P33	F	General-purpose I/O port
	SEG09		LCD controller/driver segment output pin
5	P34	F	General-purpose I/O port
	SEG10		LCD controller/driver segment output pin
6	P35	F	General-purpose I/O port
	SEG11		LCD controller/driver segment output pin

(Continued)

# MB90920 Series

(Continued)





Pin no.	Pin name	I/O circuit type <sup>*1</sup>	Function
26	PD2	I	General-purpose I/O port
	SCK2		UART ch.2 serial clock I/O pin
27	PD3	J	General-purpose I/O port
	SIN3		UART ch.3 serial data input pin
28	PD4	I	General-purpose I/O port
	SOT3		UART ch.3 serial data output pin
29	PD5	I	General-purpose I/O port
	SCK3		UART ch.3 serial clock I/O pin
30	PD6	I	General-purpose I/O port
	TOT2		16-bit reload timer ch.2 TOT output pin
56	PE0	I	General-purpose I/O port
	TOT3		16-bit reload timer ch.3 TOT output pin
57	PE1	I	General-purpose I/O port
	TIN3		16-bit reload timer ch.3 TIN input pin
64	PE2	I	General-purpose I/O port
	SGO1		Sound generator ch.1 SGO output pin
62	RSTO	N	Internal reset signal output pin
65, 75, 85	DVCC	—	Power supply input pins dedicated for high current output buffer
66, 76, 86	DVSS	—	Power supply GND pins dedicated for high current output buffer
35	AVCC	—	A/D converter dedicated power supply input pin
38	AVSS	—	A/D converter dedicated power supply GND pin
36	AVRH	—	A/D converter Vref+ input pin. Vref- is fixed to AVSS.
89	MD0	D	Mode setting input pin. Connect to VCC pin.
88	MD1	D	Mode setting input pin. Connect to VCC pin.
87	MD2	D/E <sup>*2</sup>	Mode setting input pin. Connect to VSS pin.
17	C	—	External capacitor pin. Connect a 0.1 µF capacitor between this pin and the VSS pin.
15, 105	VCC	—	Power supply input pins
16, 47, 106	VSS	—	GND power supply pins

\*1 : For I/O circuit type, refer to "■ I/O CIRCUIT TYPES".


\*2 : The I/O circuit type is D for Flash memory products and E for evaluation products.

# MB90920 Series

(Continued)

Type	Circuit	Remarks
N	Evaluation product  Flash memory product 	N-ch open-drain pin $I_{OL} = 4 \text{ mA}$
O		Input-only pin Automotive input $(V_{IH}/V_{IL} = 0.8 V_{cc}/0.5 V_{cc})$
P		LCDC output pin (COM pin)

## ■ BLOCK DIAGRAM



# MB90920 Series

Address	Register name	Symbol	Read/write	Resource name	Initial value
000083 <sub>H</sub>	(Disabled)				
000084 <sub>H</sub>	PWM control register 2	PWC2	R/W	Stepping motor controller 2	000000X0 <sub>B</sub>
000085 <sub>H</sub>	(Disabled)				
000086 <sub>H</sub>	PWM control register 3	PWC3	R/W	Stepping motor controller 3	000000X0 <sub>B</sub>
000087 <sub>H</sub>	(Disabled)				
000088 <sub>H</sub>	LCD output control register 3	LOCR3	R/W	LCDC	XXXXX111 <sub>B</sub>
000089 <sub>H</sub>	(Disabled)				
00008A <sub>H</sub>	A/D setting register 0	ADSR0	R/W	A/D converter	00000000 <sub>B</sub>
00008B <sub>H</sub>	A/D setting register 1	ADSR1	R/W		00000000 <sub>B</sub>
00008C <sub>H</sub>	Port input level select 0	PIL0	R/W	Port input level select	00000000 <sub>B</sub>
00008D <sub>H</sub>	Port input level select 1	PIL1	R/W		XXXX0000 <sub>B</sub>
00008E <sub>H</sub>	Port input level select 2	PIL2	R/W		XXXX0000 <sub>B</sub>
00008F <sub>H</sub> to 00009D <sub>H</sub>	(Disabled)				
00009E <sub>H</sub>	Program address detection control register	PACSR	R/W	Address match detection	XXXX0X0X <sub>B</sub>
00009F <sub>H</sub>	Delayed Interrupt/Release Register	DIRR	R/W	Delay interrupt	XXXXXXXX0 <sub>B</sub>
0000A0 <sub>H</sub>	Power saving mode control register	LPMCR	R/W	Power saving control circuit	00011000 <sub>B</sub>
0000A1 <sub>H</sub>	Clock select register	CKSCR	R/W, R		11111100 <sub>B</sub>
0000A2 <sub>H</sub> to 0000A7 <sub>H</sub>	(Disabled)				
0000A8 <sub>H</sub>	Watchdog timer control register	WDTC	R, W	Watchdog timer	XXXXX111 <sub>B</sub>
0000A9 <sub>H</sub>	Time-base timer control register	TBTC	R/W, W	Time-base timer	1XX00100 <sub>B</sub>
0000AA <sub>H</sub>	Watch timer control register	WTC	R/W, W, R	Watch timer (sub clock)	10001000 <sub>B</sub>
0000AB <sub>H</sub> to 0000AD <sub>H</sub>	(Disabled)				
0000AE <sub>H</sub>	Flash memory control status register	FMCS	R/W	Flash interface	000X0000 <sub>B</sub>
0000AF <sub>H</sub>	(Disabled)				

(Continued)

# MB90920 Series

Address	Register name	Symbol	Read/write	Resource name	Initial value
0000B0H	Interrupt control register 00	ICR00	R/W	Interrupt controller	00000111 <sub>B</sub>
0000B1H	Interrupt control register 01	ICR01	R/W		00000111 <sub>B</sub>
0000B2H	Interrupt control register 02	ICR02	R/W		00000111 <sub>B</sub>
0000B3H	Interrupt control register 03	ICR03	R/W		00000111 <sub>B</sub>
0000B4H	Interrupt control register 04	ICR04	R/W		00000111 <sub>B</sub>
0000B5H	Interrupt control register 05	ICR05	R/W		00000111 <sub>B</sub>
0000B6H	Interrupt control register 06	ICR06	R/W		00000111 <sub>B</sub>
0000B7H	Interrupt control register 07	ICR07	R/W		00000111 <sub>B</sub>
0000B8H	Interrupt control register 08	ICR08	R/W		00000111 <sub>B</sub>
0000B9H	Interrupt control register 09	ICR09	R/W		00000111 <sub>B</sub>
0000BAH	Interrupt control register 10	ICR10	R/W		00000111 <sub>B</sub>
0000BBH	Interrupt control register 11	ICR11	R/W		00000111 <sub>B</sub>
0000BCH	Interrupt control register 12	ICR12	R/W		00000111 <sub>B</sub>
0000BDH	Interrupt control register 13	ICR13	R/W		00000111 <sub>B</sub>
0000BEH	Interrupt control register 14	ICR14	R/W		00000111 <sub>B</sub>
0000BFH	Interrupt control register 15	ICR15	R/W		00000111 <sub>B</sub>
0000C0H to 0000C3H	(Disabled)				
0000C4H	Serial mode register 1	SMR1	R/W, W	UART (LIN/SCI) 1	00000000 <sub>B</sub>
0000C5H	Serial control register 1	SCR1	R/W, W		00000000 <sub>B</sub>
0000C6H	Reception/transmission data register 1	RDR1/ TDR1	R/W		00000000 <sub>B</sub>
0000C7H	Serial status register 1	SSR1	R/W, R		00001000 <sub>B</sub>
0000C8H	Extended communication control register 1	ECCR1	R/W, R		000000XX <sub>B</sub>
0000C9H	Extended status control register 1	ESCR1	R/W		00000100 <sub>B</sub>
0000CAH	Baud rate generator register 10	BGR10	R/W		00000000 <sub>B</sub>
0000CBH	Baud rate generator register 11	BGR11	R/W, R		00000000 <sub>B</sub>
0000CCH	Lower watch timer control register	WTCRL	R/W	Real-time watch timer	000XXXXX0 <sub>B</sub>
0000CDH	Middle watch timer control register	WTCRM	R/W		00000000 <sub>B</sub>
0000CEH	Higher watch timer control register	WTCRH	R/W		XXXXXXX0 <sub>B</sub>
0000CFH	Sub clock control register	PSCCR	W	Sub clock	XXXX0000 <sub>B</sub>
0000D0H	Input capture control status 4/5	ICS45	R/W	Input capture 4/5	00000000 <sub>B</sub>
0000D1H	Input capture edge register 4/5	ICE45	R/W, R		XXXXXXXX <sub>B</sub>
0000D2H	Input capture control status 6/7	ICS67	R/W	Input capture 6/7	00000000 <sub>B</sub>
0000D3H	Input capture edge register 6/7	ICE67	R/W, R		XXX0X0XX <sub>B</sub>

(Continued)

## ■ CAN CONTROLLERS

The CAN controller has the following features :

- Conforms to CAN Specification Version 2.0 Part A and B
  - Supports transmission/reception in standard frame and extended frame formats
- Supports transmission of data frames by receiving remote frames
- 16 transmission/reception message buffers
  - 29-bit ID and 8-byte data
  - Multi-level message buffer configuration
- Provides full-bit comparison, full-bit mask, acceptance register 0/acceptance register 1 for each message buffer as ID acceptance mask
  - 2 acceptance mask registers in either standard frame format or extended frame formats
- Bit rate programmable from 10 kbps to 2 Mbps (when input clock is at 16 MHz)

**List of Control Registers(1)**

Address				Register	Abbreviation	Access	Initial Value
CAN0	CAN1	CAN2	CAN3				
003C00 <sub>H</sub>	003D00 <sub>H</sub>	003E00 <sub>H</sub>	003F00 <sub>H</sub>	Control status register	CSR	R/W, R	00---000 <sub>B</sub> 0---0-1 <sub>B</sub>
003C01 <sub>H</sub>	003D01 <sub>H</sub>	003E01 <sub>H</sub>	003F01 <sub>H</sub>				
003C02 <sub>H</sub>	003D02 <sub>H</sub>	003E02 <sub>H</sub>	003F02 <sub>H</sub>	Last event indicator register	LEIR	R/W	-----B 000-0000 <sub>B</sub>
003C03 <sub>H</sub>	003D03 <sub>H</sub>	003E03 <sub>H</sub>	003F03 <sub>H</sub>				
003C04 <sub>H</sub>	003D04 <sub>H</sub>	003E04 <sub>H</sub>	003F04 <sub>H</sub>	RX/TX error counter	RTEC	R	00000000 <sub>B</sub> 00000000 <sub>B</sub>
003C05 <sub>H</sub>	003D05 <sub>H</sub>	003E05 <sub>H</sub>	003F05 <sub>H</sub>				
003C06 <sub>H</sub>	003D06 <sub>H</sub>	003E06 <sub>H</sub>	003F06 <sub>H</sub>	Bit timing register	BTR	R/W	-1111111 <sub>B</sub> 11111111 <sub>B</sub>
003C07 <sub>H</sub>	003D07 <sub>H</sub>	003E07 <sub>H</sub>	003F07 <sub>H</sub>				

# MB90920 Series

List of Control Registers(2)

Address				Register	Abbreviation	Access	Initial Value
CAN0	CAN1	CAN2	CAN3				
000040H	000070H	0039C0H	0039D0H	Message buffer valid register	BVALR	R/W	00000000B 00000000B
000041H	000071H	0039C1H	0039D1H				
000042H	000072H	0039C2H	0039D2H	Transmit request register	TREQR	R/W	00000000B 00000000B
000043H	000073H	0039C3H	0039D3H				
000044H	000074H	0039C4H	0039D4H	Transmit cancel register	TCANR	W	00000000B 00000000B
000045H	000075H	0039C5H	0039D5H				
000046H	000076H	0039C6H	0039D6H	Transmit complete register	TCR	R/W	00000000B 00000000B
000047H	000077H	0039C7H	0039D7H				
000048H	000078H	0039C8H	0039D8H	Receive complete register	RCR	R/W	00000000B 00000000B
000049H	000079H	0039C9H	0039D9H				
00004AH	00007AH	0039CAH	0039DAH	Remote request receive register	RRTRR	R/W	00000000B 00000000B
00004BH	00007BH	0039CBH	0039DBH				
00004CH	00007CH	0039CCH	0039DCH	Receive overrun register	ROVRR	R/W	00000000B 00000000B
00004DH	00007DH	0039CDH	0039DDH				
00004EH	00007EH	0039CEH	0039DEH	Receive interrupt enable register	RIER	R/W	00000000B 00000000B
00004FH	00007FH	0039CFH	0039DFH				
003C08H	003D08H	003E08H	003F08H	IDE register	IDER	R/W	XXXXXXXXX <sub>B</sub>
003C09H	003D09H	003E09H	003F09H				XXXXXXXXX <sub>B</sub>
003C0AH	003D0AH	003E0AH	003F0AH	Transmit RTR register	TRTRR	R/W	00000000B
003C0BH	003D0BH	003E0BH	003F0BH				00000000B
003C0CH	003D0CH	003E0CH	003F0CH	Remote frame receive wait register	RFWTR	R/W	XXXXXXXXX <sub>B</sub>
003C0DH	003D0DH	003E0DH	003F0DH				XXXXXXXXX <sub>B</sub>
003C0EH	003D0EH	003E0EH	003F0EH	Transmit interrupt enable register	TIER	R/W	00000000B 00000000B
003C0FH	003D0FH	003E0FH	003F0FH				
003C10H	003D10H	003E10H	003F10H	Acceptance mask select register	AMSR	R/W	XXXXXXXXX <sub>B</sub>
003C11H	003D11H	003E11H	003F11H				XXXXXXXXX <sub>B</sub>
003C12H	003D12H	003E12H	003F12H				XXXXXXXXX <sub>B</sub>
003C13H	003D13H	003E13H	003F13H				XXXXXXXXX <sub>B</sub>
003C14H	003D14H	003E14H	003F14H	Acceptance mask register 0	AMR0	R/W	XXXXXXXXX <sub>B</sub>
003C15H	003D15H	003E15H	003F15H				XXXXXXXX--- <sub>B</sub>
003C16H	003D16H	003E16H	003F16H				XXXXXXXXXXX <sub>B</sub>
003C17H	003D17H	003E17H	003F17H				
003C18H	003D18H	003E18H	003F18H	Acceptance mask register 1	AMR1	R/W	XXXXXXXXX <sub>B</sub>
003C19H	003D19H	003E19H	003F19H				XXXXXXXXX <sub>B</sub>
003C1AH	003D1AH	003E1AH	003F1AH				XXXXXX--- <sub>B</sub>
003C1BH	003D1BH	003E1BH	003F1BH				XXXXXXXXX <sub>B</sub>

# MB90920 Series

(Continued)

Address				Register	Abbreviation	Access	Initial Value
CAN0	CAN1	CAN2	CAN3				
003A40 <sub>H</sub>	003B40 <sub>H</sub>	003740 <sub>H</sub>	003840 <sub>H</sub>	ID register 8	IDR8	R/W	XXXXXXXXX <sub>B</sub>
003A41 <sub>H</sub>	003B41 <sub>H</sub>	003741 <sub>H</sub>	003841 <sub>H</sub>				XXXXXXXXX <sub>B</sub>
003A42 <sub>H</sub>	003B42 <sub>H</sub>	003742 <sub>H</sub>	003842 <sub>H</sub>				XXXXXX---B
003A43 <sub>H</sub>	003B43 <sub>H</sub>	003743 <sub>H</sub>	003843 <sub>H</sub>				XXXXXXXXX <sub>B</sub>
003A44 <sub>H</sub>	003B44 <sub>H</sub>	003744 <sub>H</sub>	003844 <sub>H</sub>	ID register 9	IDR9	R/W	XXXXXXXXX <sub>B</sub>
003A45 <sub>H</sub>	003B45 <sub>H</sub>	003745 <sub>H</sub>	003845 <sub>H</sub>				XXXXXXXXX <sub>B</sub>
003A46 <sub>H</sub>	003B46 <sub>H</sub>	003746 <sub>H</sub>	003846 <sub>H</sub>				XXXXXX---B
003A47 <sub>H</sub>	003B47 <sub>H</sub>	003747 <sub>H</sub>	003847 <sub>H</sub>				XXXXXXXXX <sub>B</sub>
003A48 <sub>H</sub>	003B48 <sub>H</sub>	003748 <sub>H</sub>	003848 <sub>H</sub>	ID register 10	IDR10	R/W	XXXXXXXXX <sub>B</sub>
003A49 <sub>H</sub>	003B49 <sub>H</sub>	003749 <sub>H</sub>	003849 <sub>H</sub>				XXXXXXXXX <sub>B</sub>
003A4A <sub>H</sub>	003B4A <sub>H</sub>	00374A <sub>H</sub>	00384A <sub>H</sub>				XXXXXX---B
003A4B <sub>H</sub>	003B4B <sub>H</sub>	00374B <sub>H</sub>	00384B <sub>H</sub>				XXXXXXXXX <sub>B</sub>
003A4C <sub>H</sub>	003B4C <sub>H</sub>	00374C <sub>H</sub>	00384C <sub>H</sub>	ID register 11	IDR11	R/W	XXXXXXXXX <sub>B</sub>
003A4D <sub>H</sub>	003B4D <sub>H</sub>	00374D <sub>H</sub>	00384D <sub>H</sub>				XXXXXXXXX <sub>B</sub>
003A4E <sub>H</sub>	003B4E <sub>H</sub>	00374E <sub>H</sub>	00384E <sub>H</sub>				XXXXXX---B
003A4F <sub>H</sub>	003B4F <sub>H</sub>	00374F <sub>H</sub>	00384F <sub>H</sub>				XXXXXXXXX <sub>B</sub>
003A50 <sub>H</sub>	003B50 <sub>H</sub>	003750 <sub>H</sub>	003850 <sub>H</sub>	ID register 12	IDR12	R/W	XXXXXXXXX <sub>B</sub>
003A51 <sub>H</sub>	003B51 <sub>H</sub>	003751 <sub>H</sub>	003851 <sub>H</sub>				XXXXXXXXX <sub>B</sub>
003A52 <sub>H</sub>	003B52 <sub>H</sub>	003752 <sub>H</sub>	003852 <sub>H</sub>				XXXXXX---B
003A53 <sub>H</sub>	003B53 <sub>H</sub>	003753 <sub>H</sub>	003853 <sub>H</sub>				XXXXXXXXX <sub>B</sub>
003A54 <sub>H</sub>	003B54 <sub>H</sub>	003754 <sub>H</sub>	003854 <sub>H</sub>	ID register 13	IDR13	R/W	XXXXXXXXX <sub>B</sub>
003A55 <sub>H</sub>	003B55 <sub>H</sub>	003755 <sub>H</sub>	003855 <sub>H</sub>				XXXXXXXXX <sub>B</sub>
003A56 <sub>H</sub>	003B56 <sub>H</sub>	003756 <sub>H</sub>	003856 <sub>H</sub>				XXXXXX---B
003A57 <sub>H</sub>	003B57 <sub>H</sub>	003757 <sub>H</sub>	003857 <sub>H</sub>				XXXXXXXXX <sub>B</sub>
003A58 <sub>H</sub>	003B58 <sub>H</sub>	003758 <sub>H</sub>	003858 <sub>H</sub>	ID register 14	IDR14	R/W	XXXXXXXXX <sub>B</sub>
003A59 <sub>H</sub>	003B59 <sub>H</sub>	003759 <sub>H</sub>	003859 <sub>H</sub>				XXXXXXXXX <sub>B</sub>
003A5A <sub>H</sub>	003B5A <sub>H</sub>	00375A <sub>H</sub>	00385A <sub>H</sub>				XXXXXX---B
003A5B <sub>H</sub>	003B5B <sub>H</sub>	00375B <sub>H</sub>	00385B <sub>H</sub>				XXXXXXXXX <sub>B</sub>
003A5C <sub>H</sub>	003B5C <sub>H</sub>	00375C <sub>H</sub>	00385C <sub>H</sub>	ID register 15	IDR15	R/W	XXXXXXXXX <sub>B</sub>
003A5D <sub>H</sub>	003B5D <sub>H</sub>	00375D <sub>H</sub>	00385D <sub>H</sub>				XXXXXXXXX <sub>B</sub>
003A5E <sub>H</sub>	003B5E <sub>H</sub>	00375E <sub>H</sub>	00385E <sub>H</sub>				XXXXXX---B
003A5F <sub>H</sub>	003B5F <sub>H</sub>	00375F <sub>H</sub>	00385F <sub>H</sub>				XXXXXXXXX <sub>B</sub>

# MB90920 Series

List of Message Buffers (Data register)

Address				Register	Abbreviation	Access	Initial Value
CAN0	CAN1	CAN2	CAN3				
003A80 <sub>H</sub> to 003A87 <sub>H</sub>	003B80 <sub>H</sub> to 003B87 <sub>H</sub>	003780 <sub>H</sub> to 003787 <sub>H</sub>	003880 <sub>H</sub> to 003887 <sub>H</sub>	Data register 0 (8 bytes)	DTR0	R/W	XXXXXXXXX <sub>B</sub> to XXXXXXXXX <sub>B</sub>
003A88 <sub>H</sub> to 003A8F <sub>H</sub>	003B88 <sub>H</sub> to 003B8F <sub>H</sub>	003788 <sub>H</sub> to 00378F <sub>H</sub>	003888 <sub>H</sub> to 00388F <sub>H</sub>	Data register 1 (8 bytes)	DTR1	R/W	XXXXXXXXX <sub>B</sub> to XXXXXXXXX <sub>B</sub>
003A90 <sub>H</sub> to 003A97 <sub>H</sub>	003B90 <sub>H</sub> to 003B97 <sub>H</sub>	003790 <sub>H</sub> to 003797 <sub>H</sub>	003890 <sub>H</sub> to 003897 <sub>H</sub>	Data register 2 (8 bytes)	DTR2	R/W	XXXXXXXXX <sub>B</sub> to XXXXXXXXX <sub>B</sub>
003A98 <sub>H</sub> to 003A9F <sub>H</sub>	003B98 <sub>H</sub> to 003B9F <sub>H</sub>	003798 <sub>H</sub> to 00379F <sub>H</sub>	003898 <sub>H</sub> to 00389F <sub>H</sub>	Data register 3 (8 bytes)	DTR3	R/W	XXXXXXXXX <sub>B</sub> to XXXXXXXXX <sub>B</sub>
003AA0 <sub>H</sub> to 003AA7 <sub>H</sub>	003BA0 <sub>H</sub> to 003BA7 <sub>H</sub>	0037A0 <sub>H</sub> to 0037A7 <sub>H</sub>	0038A0 <sub>H</sub> to 0038A7 <sub>H</sub>	Data register 4 (8 bytes)	DTR4	R/W	XXXXXXXXX <sub>B</sub> to XXXXXXXXX <sub>B</sub>
003AA8 <sub>H</sub> to 003AAF <sub>H</sub>	003BA8 <sub>H</sub> to 003BAF <sub>H</sub>	0037A8 <sub>H</sub> to 0037AF <sub>H</sub>	0038A8 <sub>H</sub> to 0038AF <sub>H</sub>	Data register 5 (8 bytes)	DTR5	R/W	XXXXXXXXX <sub>B</sub> to XXXXXXXXX <sub>B</sub>
003AB0 <sub>H</sub> to 003AB7 <sub>H</sub>	003BB0 <sub>H</sub> to 003BB7 <sub>H</sub>	0037B0 <sub>H</sub> to 0037B7 <sub>H</sub>	0038B0 <sub>H</sub> to 0038B7 <sub>H</sub>	Data register 6 (8 bytes)	DTR6	R/W	XXXXXXXXX <sub>B</sub> to XXXXXXXXX <sub>B</sub>
003AB8 <sub>H</sub> to 003ABF <sub>H</sub>	003BB8 <sub>H</sub> to 003BBF <sub>H</sub>	0037B8 <sub>H</sub> to 0037BF <sub>H</sub>	0038B8 <sub>H</sub> to 0038BF <sub>H</sub>	Data register 7 (8 bytes)	DTR7	R/W	XXXXXXXXX <sub>B</sub> to XXXXXXXXX <sub>B</sub>
003AC0 <sub>H</sub> to 003AC7 <sub>H</sub>	003BC0 <sub>H</sub> to 003BC7 <sub>H</sub>	0037C0 <sub>H</sub> to 0037C7 <sub>H</sub>	0038C0 <sub>H</sub> to 0038C7 <sub>H</sub>	Data register 8 (8 bytes)	DTR8	R/W	XXXXXXXXX <sub>B</sub> to XXXXXXXXX <sub>B</sub>
003AC8 <sub>H</sub> to 003ACF <sub>H</sub>	003BC8 <sub>H</sub> to 003BCF <sub>H</sub>	0037C8 <sub>H</sub> to 0037CF <sub>H</sub>	0038C8 <sub>H</sub> to 0038CF <sub>H</sub>	Data register 9 (8 bytes)	DTR9	R/W	XXXXXXXXX <sub>B</sub> to XXXXXXXXX <sub>B</sub>
003AD0 <sub>H</sub> to 003AD7 <sub>H</sub>	003BD0 <sub>H</sub> to 003BD7 <sub>H</sub>	0037D0 <sub>H</sub> to 0037D7 <sub>H</sub>	0038D0 <sub>H</sub> to 0038D7 <sub>H</sub>	Data register 10 (8 bytes)	DTR10	R/W	XXXXXXXXX <sub>B</sub> to XXXXXXXXX <sub>B</sub>
003AD8 <sub>H</sub> to 003ADF <sub>H</sub>	003BD8 <sub>H</sub> to 003BDF <sub>H</sub>	0037D8 <sub>H</sub> to 0037DF <sub>H</sub>	0038D8 <sub>H</sub> to 0038DF <sub>H</sub>	Data register 11 (8 bytes)	DTR11	R/W	XXXXXXXXX <sub>B</sub> to XXXXXXXXX <sub>B</sub>
003AE0 <sub>H</sub> to 003AE7 <sub>H</sub>	003BE0 <sub>H</sub> to 003BE7 <sub>H</sub>	0037E0 <sub>H</sub> to 0037E7 <sub>H</sub>	0038E0 <sub>H</sub> to 0038E7 <sub>H</sub>	Data register 12 (8 bytes)	DTR12	R/W	XXXXXXXXX <sub>B</sub> to XXXXXXXXX <sub>B</sub>
003AE8 <sub>H</sub> to 003AEF <sub>H</sub>	003BE8 <sub>H</sub> to 003BEF <sub>H</sub>	0037E8 <sub>H</sub> to 0037EF <sub>H</sub>	0038E8 <sub>H</sub> to 0038EF <sub>H</sub>	Data register 13 (8 bytes)	DTR13	R/W	XXXXXXXXX <sub>B</sub> to XXXXXXXXX <sub>B</sub>
003AF0 <sub>H</sub> to 003AF7 <sub>H</sub>	003BF0 <sub>H</sub> to 003BF7 <sub>H</sub>	0037F0 <sub>H</sub> to 0037F7 <sub>H</sub>	0038F0 <sub>H</sub> to 0038F7 <sub>H</sub>	Data register 14 (8 bytes)	DTR14	R/W	XXXXXXXXX <sub>B</sub> to XXXXXXXXX <sub>B</sub>
003AF8 <sub>H</sub> to 003AFF <sub>H</sub>	003BF8 <sub>H</sub> to 003BFF <sub>H</sub>	0037F8 <sub>H</sub> to 0037FF <sub>H</sub>	0038F8 <sub>H</sub> to 0038FF <sub>H</sub>	Data register 15 (8 bytes)	DTR15	R/W	XXXXXXXXX <sub>B</sub> to XXXXXXXXX <sub>B</sub>

# MB90920 Series


(Continued)

\*5 : Average output current is defined as the average value of the current flowing through any one of the corresponding pins within a period of 100 ms. The "average value" can be calculated by multiplying the "operating current" by the "operating factor".

\*6 : Average total output current is defined as the average value of the current flowing through all of the corresponding pins within a period of 100 ms. The "average value" can be calculated by multiplying the "operating current" by the "operating factor".

- \*7 :
- Applicable to pins: P10 to P15, P50 to P57, P60 to P67, P70 to P77, P80 to P87, PC0 to PC7, PD0 to PD6, PE0 to PE2
  - Use within recommended operating conditions.
  - Use at DC voltage (current).
  - The +B signal should always be applied with a limiting resistance placed between the +B signal and the microcontroller.
  - The value of the limiting resistance should be set so that when the +B signal is applied, the input current to the microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods.
  - Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input potential may pass through the protective diode and increase the potential at the V<sub>CC</sub> pin, and this may affect other devices.
  - Note that if a +B signal is input when the microcontroller power supply is off (not fixed at 0 V), the microcontroller may partially malfunction on power supplied through the +B signal pin.
  - Note that if the +B input is applied during power-on, the power supply voltage may reach a level such that the power-on reset does not function due to the power supplied from the +B signal.
  - Care must be taken not to leave +B input pins open.
  - Note that analog system input/output pins (LCD drive pins, comparator input pins, etc.) cannot accept +B signal inputs.
  - Sample recommended circuit :

- Input/output equivalent circuit



WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

# MB90920 Series

## 3. DC Characteristics


( $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $V_{SS} = DV_{SS} = AV_{SS} = 0.0 \text{ V}$ ,  $T_A = -40 \text{ }^\circ\text{C}$  to  $+105 \text{ }^\circ\text{C}$ )

Parameter	Symbol	Pin name	Conditions	Value			Unit	Remarks
				Min	Typ	Max		
“H” level input voltage	$V_{IHA}$	—	—	0.8 $V_{CC}$	—	—	V	Pin inputs if Automotive input levels are selected
	$V_{IHS}$	—	—	0.8 $V_{CC}$	—	—	V	Pin inputs if CMOS hysteresis input levels are selected
	$V_{IHC}$	—	—	0.7 $V_{CC}$	—	—	V	$\overline{RST}$ input pin (CMOS hysteresis)
“L” level input voltage	$V_{ILA}$	—	—	—	—	0.5 $V_{CC}$	V	Pin inputs if Automotive input levels are selected
	$V_{ILS}$	—	—	—	—	0.2 $V_{CC}$	V	Pin inputs if CMOS hysteresis input levels are selected
	$V_{ILR}$	—	—	—	—	0.3 $V_{CC}$	V	$\overline{RST}$ input pin (CMOS hysteresis)
Power supply current*	$I_{CC}$	$V_{CC}$	Maximum operating frequency $F_{CP} = 32 \text{ MHz}$ , normal operation	—	35	45	mA	
	$I_{CCS}$		Maximum operating frequency $F_{CP} = 32 \text{ MHz}$ , writing Flash memory	—	55	65	mA	
	$I_{CTS}$		Operating frequency $F_{CP} = 32 \text{ MHz}$ , sleep mode	—	13	20	mA	
	$I_{CTSPLL}$		Operating frequency $F_{CP} = 2 \text{ MHz}$ , time-base timer mode	—	0.6	1.0	mA	
	$I_{CCL}$		Operating frequency $F_{CP} = 32 \text{ MHz}$ , PLL timer mode, External frequency = 4 MHz	—	2.5	4	mA	
	$I_{CCLS}$		Operating frequency $F_{CP} = 8 \text{ kHz}$ , $T_A = +25 \text{ }^\circ\text{C}$ , sub clock operation	—	120	270	$\mu\text{A}$	
	$I_{CCT}$		Operating frequency $F_{CP} = 8 \text{ kHz}$ , $T_A = +25 \text{ }^\circ\text{C}$ , sub sleep operation	—	100	200	$\mu\text{A}$	
	$I_{CCH}$		Operating frequency $F_{CP} = 8 \text{ kHz}$ , $T_A = +25 \text{ }^\circ\text{C}$ , watch mode	—	90	180	$\mu\text{A}$	
			$T_A = +25 \text{ }^\circ\text{C}$ , stop mode	—	80	170	$\mu\text{A}$	


(Continued)

# MB90920 Series

- X0, X1 clock timing



- X0A, X1A clock timing




## (5) Timer input timing

( $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0.0 \text{ V}$ ,  $T_A = -40 \text{ }^{\circ}\text{C}$  to  $+105 \text{ }^{\circ}\text{C}$ )

Parameter	Symbol	Pin name	Conditions	Value		Unit
				Min	Max	
Input pulse width	$t_{TIWH}$ $t_{TIWL}$	TIN0, TIN1, IN0 to IN3	—	4 $t_{CP}$	—	ns

Note :  $t_{CP}$  is the internal operating clock cycle time. Refer to “(1) Clock timing”.

- Timer input timing



# MB90920 Series

## 5. A/D Converter

### (1) Electrical Characteristics

( $V_{CC} = AV_{CC} = AVRH = 4.0\text{ V to }5.5\text{ V}$ ,  $V_{SS} = AV_{SS} = 0.0\text{ V}$ ,  $T_A = -40\text{ }^\circ\text{C to }+105\text{ }^\circ\text{C}$ )

Parameter	Symbol	Pin name	Value			Unit	Remarks
			Min	Typ	Max		
Resolution	—	—	—	—	10	bit	
Total error	—	—	-3.0	—	+3.0	LSB	
Non-linear error	—	—	-2.5	—	+2.5	LSB	
Differential linear error	—	—	-1.9	—	+1.9	LSB	
Zero transition voltage	$V_{OT}$	AN0 to AN7	$AV_{SS} - 1.5\text{ LSB}$	$AV_{SS} + 0.5\text{ LSB}$	$AV_{SS} + 2.5\text{ LSB}$	V	$1\text{ LSB} = (AVRH - AV_{SS}) / 1024$
Full scale transition voltage	$V_{FST}$	AN0 to AN7	$AVRH - 3.5\text{ LSB}$	$AVRH - 1.5\text{ LSB}$	$AVRH + 0.5\text{ LSB}$	V	
Sampling time	$t_{SMP}$	—	0.4	—	16500	$\mu\text{s}$	$4.5\text{ V} \leq AV_{CC} \leq 5.5\text{ V}$
			1.0				$4.0\text{ V} \leq AV_{CC} \leq 4.5\text{ V}$
Compare time	$t_{CMP}$	—	0.66	—	—	$\mu\text{s}$	$4.5\text{ V} \leq AV_{CC} \leq 5.5\text{ V}$
			2.2				$4.0\text{ V} \leq AV_{CC} \leq 4.5\text{ V}$
A/D conversion time	$t_{CNV}$	—	1.44	—	—	$\mu\text{s}$	*1
Analog port input current	$I_{AIN}$	AN0 to AN7	-0.3	—	+10	$\mu\text{A}$	
Analog input voltage	$V_{AIN}$	AN0 to AN7	0	—	AVRH	V	
Reference voltage	$AV+$	AVRH	$AV_{SS} + 2.7$	—	$AV_{CC}$	V	
Power supply current	$I_A$	$AV_{CC}$	—	2.3	6.0	$\text{mA}$	
	$I_{AH}$		—	—	5	$\mu\text{A}$	*2
Reference voltage supply current	$I_R$	AVRH	—	520	900	$\mu\text{A}$	$V_{AVRH} = 5.0\text{ V}$
	$I_{RH}$		—	—	5	$\mu\text{A}$	*2
Inter-channel variation	—	AN0 to AN7	—	—	4	LSB	


\*1 : The time per channel ( $4.5\text{ V} \leq AV_{CC} \leq 5.5\text{ V}$ , and internal operating frequency = 32 MHz).

\*2 : Defined as supply current (when  $V_{CC} = AV_{CC} = AVRH = 5.0\text{ V}$ ) with A/D converter not operating, and CPU in stop mode.


# MB90920 Series

- The relationship between the external impedance and minimum sampling time
- At  $4.5 \text{ V} \leq \text{AVcc} \leq 5.5 \text{ V}$

(External impedance = 0 kΩ to 100 kΩ)




(External impedance = 0 kΩ to 20 kΩ)




- At  $4.0 \text{ V} \leq \text{AVcc} \leq 4.5 \text{ V}$

(External impedance = 0 kΩ to 100 kΩ)



(External impedance = 0 kΩ to 20 kΩ)




- About errors

As  $|\text{AVRH} - \text{AVss}|$  becomes smaller, the relative errors grow larger.

## (2) Definition of terms

- Resolution : Analog changes that are identifiable by the A/D converter.
- Non-Linear error : The deviation of the straight line connecting the zero transition point ("00 0000 0000"  $\longleftrightarrow$  "00 0000 0001") with the full-scale transition point ("11 1111 1110"  $\longleftrightarrow$  "11 1111 1111") from actual conversion characteristics.
- Differential linear error : The deviation from the ideal value of the input voltage needed to change the output code by 1 LSB.
- Total error : The total error is the difference between the actual value and the theoretical value, and includes zero-transition error/full-scale transition error and linear error.



$$\text{Total error for digital output } N = \frac{V_{NT} - \{1 \text{ LSB} \times (N - 1) + 0.5 \text{ LSB}\}}{1 \text{ LSB}} \text{ [LSB]}$$

$$1 \text{ LSB (Ideal)} = \frac{\text{AVRH} - \text{AV}_{ss}}{1024} \text{ [V]}$$

N : A/D converter digital output value

$$V_{OT} \text{ (Ideal)} = \text{AV}_{ss} + 0.5 \text{ LSB [V]}$$


$$V_{FST} \text{ (Ideal)} = \text{AVRH} - 1.5 \text{ LSB [V]}$$

V<sub>NT</sub> : Voltage when the digital output changes from (N - 1) to N

(Continued)

# MB90920 Series

(Continued)



# MB90920 Series

## ■ MAJOR CHANGES IN THIS EDITION

Page	Section	Change Results
12	■ I/O CIRCUIT TYPE	Corrected the circuit type B.
20	■ HANDLING DEVICES	Added the following items; <ul style="list-style-type: none"><li>• Serial communication</li><li>• Characteristic difference between flash device and MASK ROM device</li></ul>
31	■ I/O MAP	Corrected "Address: 003970H". Clock supervisor control register → (Disabled)
46	■ ELECTRICAL CHARACTERISTICS 3. DC Characteristics	Added the item for "LCD output impedance".
68	■ ORDERING INFORMATION	Corrected the part numbers; MB90V920-101 → MB90V920-101CR MB90V920-102 → MB90V920-102CR

The vertical lines marked in the left side of the page show the changes.