



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Obsolete
Core Processor	F ² MC-16LX
Core Size	16-Bit
Speed	32MHz
Connectivity	CANbus, LINbus, UART/USART
Peripherals	LCD, LVD, POR, PWM, WDT
Number of I/O	93
Program Memory Size	256KB (256K x 8)
Program Memory Type	Mask ROM
EEPROM Size	-
RAM Size	10K x 8
Voltage - Supply (Vcc/Vdd)	4V ~ 5.5V
Data Converters	A/D 8x8/10b
Oscillator Type	External
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	120-LQFP
Supplier Device Package	120-LQFP (16x16)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb90922ncspmc-gs-190e1

16-bit Microcontroller

CMOS

F²MC-16LX MB90920 Series

**MB90F922NC/F922NCS/922NCS/F923NC/F923NCS/
MB90F924NC/F924NCS/V920-101/V920-102**

■ DESCRIPTION

The MB90920 series is a family of general-purpose FUJITSU SEMICONDUCTOR 16-bit microcontrollers designed for applications such as vehicle instrument panel control.

The instruction set retains the AT architecture from the F²MC-8L and F²MC-16LX families, with further refinements including high-level language instructions, extended addressing modes, improved multiplication and division operations (signed), and bit processing. In addition, long word processing is made possible by the inclusion of a built-in 32-bit accumulator.

Note : F²MC is the abbreviation of FUJITSU Flexible Microcontroller.

■ FEATURES

- Clock

Built-in PLL clock frequency multiplication circuit.

Selection of machine clocks (PLL clocks) is allowed among frequency division by two on oscillation clock, and multiplication of 1 to 8 times of oscillation clock (for 4 MHz oscillation clock, 4 MHz to 32 MHz).

Operation by sub clock (up to 50 kHz : 100 kHz oscillation clock divided by two) is allowed.

- 16-bit input capture (8 channels)

Detects rising, falling, or both edges.

16-bit capture register × 8

The value of a 16-bit free-run timer counter is latched upon detection of an edge input to pin and an interrupt request is generated.

(Continued)

For the information for microcontroller supports, see the following web site.

This web site includes the "**Customer Design Review Supplement**" which provides the latest cautions on system development and the minimal requirements to be checked to prevent problems before the system development.

<http://edevice.fujitsu.com/micom/en-support/>

■ PRODUCT LINEUP

Part number Parameter	MB90 F922NC	MB90 F922NCS	MB90 F923NC	MB90 F923NCS	MB90 F924NC	MB90 F924NCS	MB90 922NCS	MB90 V920-101	MB90 V920-102		
Type	Flash memory product						MASK ROM product	Evaluation product			
CPU	F ² MC-16LX CPU										
System clock	PLL clock multiplier circuit (×1, ×2, ×3, ×4, ×8, 1/2 when PLL stopped) Minimum instruction execution time 31.25 ns (with 4 MHz oscillation clock ×8)										
Sub clock pins (X0A, X1A)	Yes	No	Yes	No	Yes	No	No	No	Yes		
ROM	Flash memory 256 Kbytes		Flash memory 384 Kbytes		Flash memory 512 Kbytes		256 K bytes	External			
RAM	10 Kbytes		16 Kbytes		24 Kbytes		10 K bytes	30 Kbytes			
I/O port	91 ports	93 ports	91 ports	93 ports	91 ports	93 ports	93 ports	93 ports	91 ports		
LCD controller	32 segment × 4 common										
LIN-UART	UART (LIN/SCI) 4 channels										
CAN interface	4 channels										
16-bit input capture	8 channels										
16-bit reload timer	4 channels										
16-bit free-run timer	1 channel										
Real time watch timer	1 channel										
16-bit PPG timer	6 channels										
External interrupt	8 channels										
8/10-bit A/D converter	8 channels										
Low-voltage/ CPU operating detection reset	Yes							No			
Stepping motor controller	4 channels										
Sound generator	2 channels										
Flash memory security	Yes						—				
Operating voltage	4.0 V to 5.5 V							4.5 V to 5.5 V			
Package	LQFP-120							PGA-299			

MB90920 Series




■ I/O CIRCUIT TYPE

Type	Circuit	Remarks
A	<p>Standby control signal</p>	Oscillation circuit High-speed oscillation feedback resistance : approx. 1 MΩ (Flash memory product/MASK ROM product/Evaluation product)
B	<p>Standby control signal</p>	Oscillation circuit Low-speed oscillation feedback resistance : approx. 10 MΩ
C	<p>Pull-up resistor</p> <p>CMOS hysteresis input</p>	Input-only pin (with pull-up resistance) <ul style="list-style-type: none"> Attached pull-up resistor : approx. 50 kΩ CMOS hysteresis input ($V_{IH}/V_{IL} = 0.8 V_{CC}/0.2 V_{CC}$)
D	<p>CMOS hysteresis input</p>	Input-only pin <ul style="list-style-type: none"> CMOS hysteresis input ($V_{IH}/V_{IL} = 0.8 V_{CC}/0.2 V_{CC}$) <p>Note: The MD2 pin of the Flash memory products uses this circuit type.</p>

(Continued)

MB90920 Series

(Continued)

Type	Circuit	Remarks
N	Evaluation product  Flash memory product 	N-ch open-drain pin $I_{OL} = 4 \text{ mA}$
O		Input-only pin Automotive input $(V_{IH}/V_{IL} = 0.8 V_{cc}/0.5 V_{cc})$
P		LCDC output pin (COM pin)

MB90920 Series

- **Serial communication**

In serial communication, reception of wrong data may occur due to noise or other causes. Therefore, design a printed circuit board to prevent noise from occurring. Taking account of the reception of wrong data, detect errors by measures such as adding a checksum to the end of data. If an error is detected, retransmit the data.

- **Characteristic difference between flash device and MASK ROM device**

In the flash device and the MASK ROM device, the electrical characteristic including current consumption, ESD, latch-up, the noise characteristic, and oscillation characteristic, etc. is different according to the difference between the chip layout and the memory structure.

Reconfirm the electrical characteristic when the product is replaced by another product of the same series.

MB90920 Series

Address	Register name	Symbol	Read/write	Resource name	Initial value	
000024H	Compare clear register	CPCLR	R/W	16-bit free-run timer	XXXXXXXXB	
000025H			R/W		XXXXXXXXB	
000026H	Timer data register	TCDT	R/W	16-bit free-run timer	00000000B	
000027H			R/W		00000000B	
000028H	Lower timer control status register	TCCSL	R/W		00000000B	
000029H	Higher timer control status register	TCCSH	R/W		01-00000B	
00002AH	Lower PPG0 control status register	PCNTL0	R/W	16-bit PPG0	00000000B	
00002BH	Higher PPG0 control status register	PCNTH0	R/W		00000001B	
00002CH	Lower PPG1 control status register	PCNTL1	R/W	16-bit PPG1	00000000B	
00002DH	Higher PPG1 control status register	PCNTH1	R/W		00000001B	
00002EH	Lower PPG2 control status register	PCNTL2	R/W	16-bit PPG2	00000000B	
00002FH	Higher PPG2 control status register	PCNTH2	R/W		00000001B	
000030H	External interrupt enable	ENIR	R/W	External interrupt	00000000B	
000031H	External interrupt request	EIRR	R/W		00000000B	
000032H	Lower external interrupt level	ELVRL	R/W		00000000B	
000033H	Higher external interrupt level	ELVRH	R/W		00000000B	
000034H	Serial mode register 0	SMR0	R/W, W	UART (LIN/SCI) 0	00000000B	
000035H	Serial control register 0	SCR0	R/W, W		00000000B	
000036H	Reception/transmission data register 1	RDR0/ TDR0	R/W		00000000B	
000037H	Serial status register 0	SSR0	R/W, R		00001000B	
000038H	Extended communication control register 0	ECCR0	R/W, R		000000XXB	
000039H	Extended status control register 0	ESCR0	R/W		00000100B	
00003AH	Baud rate generator register 00	BGR00	R/W		00000000B	
00003BH	Baud rate generator register 01	BGR01	R/W, R		00000000B	
00003CH to 00003FH	(Disabled)					
000040H to 00004FH	Area reserved for CAN Controller 0. Refer to "CAN CONTROLLERS"					
000050H	Lower timer control status register 0	TMCSR0L	R/W	16-bit reload timer 0	00000000B	
000051H	Higher timer control status register 0	TMCSR0H	R/W		XXX10000B	
000052H	Timer register 0/reload register 0	TMR0/ TMRLR0	R/W		XXXXXXXXB	
000053H					XXXXXXXXB	

(Continued)

MB90920 Series

Address	Register name	Symbol	Read/write	Resource name	Initial value
003944 _H	Input capture register 6	IPCP6	R	Input capture 6/7	XXXXXXXX _B
003945 _H					XXXXXXXX _B
003946 _H					XXXXXXXX _B
003947 _H					XXXXXXXX _B
003948 _H to 00394F _H	(Disabled)				
003950 _H	Minute data register 2/Reload register 2	TMR2/ TMRLR2	R/W	16-bit reload timer 2	XXXXXXXX _B
003951 _H					XXXXXXXX _B
003952 _H	Minute data register 3/Reload register 3	TMR3/ TMRLR3	R/W	16-bit reload timer 3	XXXXXXXX _B
003953 _H					XXXXXXXX _B
003954 _H to 003957 _H	(Disabled)				
003958 _H	Sub second data register	WTBR	R/W	Real time watch timer	XXXXXXXX _B
003959 _H					XXXXXXXX _B
00395A _H					XXXXXXXX _B
00395B _H					XX000000 _B
00395C _H					XX000000 _B
00395D _H					XXX00000 _B
00395E _H					00X00001 _B
00395F _H	(Disabled)				
003960 _H	LCD display RAM	VRAM	R/W	LCD controller/ driver	XXXXXXXX _B
003961 _H					XXXXXXXX _B
003962 _H					XXXXXXXX _B
003963 _H					XXXXXXXX _B
003964 _H					XXXXXXXX _B
003965 _H					XXXXXXXX _B
003966 _H					XXXXXXXX _B
003967 _H					XXXXXXXX _B
003968 _H					XXXXXXXX _B
003969 _H					XXXXXXXX _B
00396A _H					XXXXXXXX _B
00396B _H					XXXXXXXX _B
00396C _H					XXXXXXXX _B
00396D _H					XXXXXXXX _B
00396E _H					XXXXXXXX _B
00396F _H					XXXXXXXX _B

(Continued)

MB90920 Series

Address	Register name	Symbol	Read/write	Resource name	Initial value	
003970 _H to 003973 _H			(Disabled)			
003974 _H	Frequency data register 1	SGFR1	R/W	Sound generator 1	XXXXXXXX _B	
003975 _H	Amplitude data register 1	SGAR1	R/W		00000000 _B	
003976 _H	Decrement grade register 1	SGDR1	R/W		XXXXXXXX _B	
003977 _H	Tone count register 1	SGTR1	R/W		XXXXXXXX _B	
003978 _H to 00397F _H			(Disabled)			
003980 _H	PWM1 compare register 0	PWC10	R/W	Stepping motor controller 0	XXXXXXXX _B	
003981 _H					XXXXXXXX _B	
003982 _H	PWM2 compare register 0	PWC20	R/W		XXXXXXXX _B	
003983 _H					XXXXXXXX _B	
003984 _H	PWM1 select register 0	PWS10	R/W		00000000 _B	
003985 _H	PWM2 select register 0	PWS20	R/W		X0000000 _B	
003986 _H , 003987 _H			(Disabled)			
003988 _H	PWM1 compare register 1	PWC11	R/W	Stepping motor controller 1	XXXXXXXX _B	
003989 _H					XXXXXXXX _B	
00398A _H	PWM2 compare register 1	PWC21	R/W		XXXXXXXX _B	
00398B _H					XXXXXXXX _B	
00398C _H	PWM1 select register 1	PWS11	R/W		00000000 _B	
00398D _H	PWM2 select register 1	PWS21	R/W		X0000000 _B	
00398E _H , 00398F _H			(Disabled)			
003990 _H	PWM1 compare register 2	PWC12	R/W	Stepping motor controller 2	XXXXXXXX _B	
003991 _H					XXXXXXXX _B	
003992 _H	PWM2 compare register 2	PWC22	R/W		XXXXXXXX _B	
003993 _H					XXXXXXXX _B	
003994 _H	PWM1 select register 2	PWS12	R/W		00000000 _B	
003995 _H	PWM2 select register 2	PWS22	R/W		X0000000 _B	
003996 _H , 003997 _H			(Disabled)			

(Continued)

■ CAN CONTROLLERS

The CAN controller has the following features :

- Conforms to CAN Specification Version 2.0 Part A and B
 - Supports transmission/reception in standard frame and extended frame formats
- Supports transmission of data frames by receiving remote frames
- 16 transmission/reception message buffers
 - 29-bit ID and 8-byte data
 - Multi-level message buffer configuration
- Provides full-bit comparison, full-bit mask, acceptance register 0/acceptance register 1 for each message buffer as ID acceptance mask
 - 2 acceptance mask registers in either standard frame format or extended frame formats
- Bit rate programmable from 10 kbps to 2 Mbps (when input clock is at 16 MHz)

List of Control Registers(1)

Address				Register	Abbreviation	Access	Initial Value
CAN0	CAN1	CAN2	CAN3				
003C00 _H	003D00 _H	003E00 _H	003F00 _H	Control status register	CSR	R/W, R	00---000 _B 0---0-1 _B
003C01 _H	003D01 _H	003E01 _H	003F01 _H				
003C02 _H	003D02 _H	003E02 _H	003F02 _H	Last event indicator register	LEIR	R/W	-----B 000-0000 _B
003C03 _H	003D03 _H	003E03 _H	003F03 _H				
003C04 _H	003D04 _H	003E04 _H	003F04 _H	RX/TX error counter	RTEC	R	00000000 _B 00000000 _B
003C05 _H	003D05 _H	003E05 _H	003F05 _H				
003C06 _H	003D06 _H	003E06 _H	003F06 _H	Bit timing register	BTR	R/W	-1111111 _B 11111111 _B
003C07 _H	003D07 _H	003E07 _H	003F07 _H				

MB90920 Series

List of Control Registers(2)

Address				Register	Abbreviation	Access	Initial Value
CAN0	CAN1	CAN2	CAN3				
000040H	000070H	0039C0H	0039D0H	Message buffer valid register	BVALR	R/W	00000000B 00000000B
000041H	000071H	0039C1H	0039D1H				
000042H	000072H	0039C2H	0039D2H	Transmit request register	TREQR	R/W	00000000B 00000000B
000043H	000073H	0039C3H	0039D3H				
000044H	000074H	0039C4H	0039D4H	Transmit cancel register	TCANR	W	00000000B 00000000B
000045H	000075H	0039C5H	0039D5H				
000046H	000076H	0039C6H	0039D6H	Transmit complete register	TCR	R/W	00000000B 00000000B
000047H	000077H	0039C7H	0039D7H				
000048H	000078H	0039C8H	0039D8H	Receive complete register	RCR	R/W	00000000B 00000000B
000049H	000079H	0039C9H	0039D9H				
00004AH	00007AH	0039CAH	0039DAH	Remote request receive register	RRTRR	R/W	00000000B 00000000B
00004BH	00007BH	0039CBH	0039DBH				
00004CH	00007CH	0039CCH	0039DCH	Receive overrun register	ROVRR	R/W	00000000B 00000000B
00004DH	00007DH	0039CDH	0039DDH				
00004EH	00007EH	0039CEH	0039DEH	Receive interrupt enable register	RIER	R/W	00000000B 00000000B
00004FH	00007FH	0039CFH	0039DFH				
003C08H	003D08H	003E08H	003F08H	IDE register	IDER	R/W	XXXXXXXXX _B
003C09H	003D09H	003E09H	003F09H				XXXXXXXXX _B
003C0AH	003D0AH	003E0AH	003F0AH	Transmit RTR register	TRTRR	R/W	00000000B
003C0BH	003D0BH	003E0BH	003F0BH				00000000B
003C0CH	003D0CH	003E0CH	003F0CH	Remote frame receive wait register	RFWTR	R/W	XXXXXXXXX _B
003C0DH	003D0DH	003E0DH	003F0DH				XXXXXXXXX _B
003C0EH	003D0EH	003E0EH	003F0EH	Transmit interrupt enable register	TIER	R/W	00000000B 00000000B
003C0FH	003D0FH	003E0FH	003F0FH				
003C10H	003D10H	003E10H	003F10H	Acceptance mask select register	AMSR	R/W	XXXXXXXXX _B
003C11H	003D11H	003E11H	003F11H				XXXXXXXXX _B
003C12H	003D12H	003E12H	003F12H				XXXXXXXXX _B
003C13H	003D13H	003E13H	003F13H				XXXXXXXXX _B
003C14H	003D14H	003E14H	003F14H	Acceptance mask register 0	AMR0	R/W	XXXXXXXXX _B
003C15H	003D15H	003E15H	003F15H				XXXXXXXX--- _B
003C16H	003D16H	003E16H	003F16H				XXXXXXXXXXX _B
003C17H	003D17H	003E17H	003F17H				
003C18H	003D18H	003E18H	003F18H	Acceptance mask register 1	AMR1	R/W	XXXXXXXXX _B
003C19H	003D19H	003E19H	003F19H				XXXXXXXXX _B
003C1AH	003D1AH	003E1AH	003F1AH				XXXXXX--- _B
003C1BH	003D1BH	003E1BH	003F1BH				XXXXXXXXX _B

MB90920 Series

List of Message Buffers (ID Registers)

Address				Register	Abbreviation	Access	Initial Value
CAN0	CAN1	CAN2	CAN3				
003A00 _H to 003A1F _H	003B00 _H to 003B1F _H	003700 _H to 00371F _H	003800 _H to 00381F _H	General-purpose RAM	—	R/W	XXXXXXXXX _B to XXXXXXXXX _B
003A20 _H	003B20 _H	003720 _H	003820 _H	ID register 0	IDR0	R/W	XXXXXXXXX _B
003A21 _H	003B21 _H	003721 _H	003821 _H				XXXXXXXXX _B
003A22 _H	003B22 _H	003722 _H	003822 _H				XXXXXX--- _B
003A23 _H	003B23 _H	003723 _H	003823 _H				XXXXXXXXX _B
003A24 _H	003B24 _H	003724 _H	003824 _H	ID register 1	IDR1	R/W	XXXXXXXXX _B
003A25 _H	003B25 _H	003725 _H	003825 _H				XXXXXXXXX _B
003A26 _H	003B26 _H	003726 _H	003826 _H				XXXXXX--- _B
003A27 _H	003B27 _H	003727 _H	003827 _H				XXXXXXXXX _B
003A28 _H	003B28 _H	003728 _H	003828 _H	ID register 2	IDR2	R/W	XXXXXXXXX _B
003A29 _H	003B29 _H	003729 _H	003829 _H				XXXXXXXXX _B
003A2A _H	003B2A _H	00372A _H	00382A _H				XXXXXX--- _B
003A2B _H	003B2B _H	00372B _H	00382B _H				XXXXXXXXX _B
003A2C _H	003B2C _H	00372C _H	00382C _H	ID register 3	IDR3	R/W	XXXXXXXXX _B
003A2D _H	003B2D _H	00372D _H	00382D _H				XXXXXXXXX _B
003A2E _H	003B2E _H	00372E _H	00382E _H				XXXXXX--- _B
003A2F _H	003B2F _H	00372F _H	00382F _H				XXXXXXXXX _B
003A30 _H	003B30 _H	003730 _H	003830 _H	ID register 4	IDR4	R/W	XXXXXXXXX _B
003A31 _H	003B31 _H	003731 _H	003831 _H				XXXXXXXXX _B
003A32 _H	003B32 _H	003732 _H	003832 _H				XXXXXX--- _B
003A33 _H	003B33 _H	003733 _H	003833 _H				XXXXXXXXX _B
003A34 _H	003B34 _H	003734 _H	003834 _H	ID register 5	IDR5	R/W	XXXXXXXXX _B
003A35 _H	003B35 _H	003735 _H	003835 _H				XXXXXXXXX _B
003A36 _H	003B36 _H	003736 _H	003836 _H				XXXXXX--- _B
003A37 _H	003B37 _H	003737 _H	003837 _H				XXXXXXXXX _B
003A38 _H	003B38 _H	003738 _H	003838 _H	ID register 6	IDR6	R/W	XXXXXXXXX _B
003A39 _H	003B39 _H	003739 _H	003839 _H				XXXXXXXXX _B
003A3A _H	003B3A _H	00373A _H	00383A _H				XXXXXX--- _B
003A3B _H	003B3B _H	00373B _H	00383B _H				XXXXXXXXX _B
003A3C _H	003B3C _H	00373C _H	00383C _H	ID register 7	IDR7	R/W	XXXXXXXXX _B
003A3D _H	003B3D _H	00373D _H	00383D _H				XXXXXXXXX _B
003A3E _H	003B3E _H	00373E _H	00383E _H				XXXXXX--- _B
003A3F _H	003B3F _H	00373F _H	00383F _H				XXXXXXXXX _B

(Continued)

MB90920 Series

List of Message Buffers (DLC Registers)

Address				Register	Abbreviation	Access	Initial Value
CAN0	CAN1	CAN2	CAN3				
003A60 _H	003B60 _H	003760 _H	003860 _H	DLC register 0	DLCR0	R/W	----XXXX _B
003A61 _H	003B61 _H	003761 _H	003861 _H				
003A62 _H	003B62 _H	003762 _H	003862 _H	DLC register 1	DLCR1	R/W	----XXXX _B
003A63 _H	003B63 _H	003763 _H	003863 _H				
003A64 _H	003B64 _H	003764 _H	003864 _H	DLC register 2	DLCR2	R/W	----XXXX _B
003A65 _H	003B65 _H	003765 _H	003865 _H				
003A66 _H	003B66 _H	003766 _H	003866 _H	DLC register 3	DLCR3	R/W	----XXXX _B
003A67 _H	003B67 _H	003767 _H	003867 _H				
003A68 _H	003B68 _H	003768 _H	003868 _H	DLC register 4	DLCR4	R/W	----XXXX _B
003A69 _H	003B69 _H	003769 _H	003869 _H				
003A6A _H	003B6A _H	00376A _H	00386A _H	DLC register 5	DLCR5	R/W	----XXXX _B
003A6B _H	003B6B _H	00376B _H	00386B _H				
003A6C _H	003B6C _H	00376C _H	00386C _H	DLC register 6	DLCR6	R/W	----XXXX _B
003A6D _H	003B6D _H	00376D _H	00386D _H				
003A6E _H	003B6E _H	00376E _H	00386E _H	DLC register 7	DLCR7	R/W	----XXXX _B
003A6F _H	003B6F _H	00376F _H	00386F _H				
003A70 _H	003B70 _H	003770 _H	003870 _H	DLC register 8	DLCR8	R/W	----XXXX _B
003A71 _H	003B71 _H	003771 _H	003871 _H				
003A72 _H	003B72 _H	003772 _H	003872 _H	DLC register 9	DLCR9	R/W	----XXXX _B
003A73 _H	003B73 _H	003773 _H	003873 _H				
003A74 _H	003B74 _H	003774 _H	003874 _H	DLC register 10	DLCR10	R/W	----XXXX _B
003A75 _H	003B75 _H	003775 _H	003875 _H				
003A76 _H	003B76 _H	003776 _H	003876 _H	DLC register 11	DLCR11	R/W	----XXXX _B
003A77 _H	003B77 _H	003777 _H	003877 _H				
003A78 _H	003B78 _H	003778 _H	003878 _H	DLC register 12	DLCR12	R/W	----XXXX _B
003A79 _H	003B79 _H	003779 _H	003879 _H				
003A7A _H	003B7A _H	00377A _H	00387A _H	DLC register 13	DLCR13	R/W	----XXXX _B
003A7B _H	003B7B _H	00377B _H	00387B _H				
003A7C _H	003B7C _H	00377C _H	00387C _H	DLC register 14	DLCR14	R/W	----XXXX _B
003A7D _H	003B7D _H	00377D _H	00387D _H				
003A7E _H	003B7E _H	00377E _H	00387E _H	DLC register 15	DLCR15	R/W	----XXXX _B
003A7F _H	003B7F _H	00377F _H	00387F _H				

■ ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings

Parameter	Symbol	Rating		Unit	Remarks
		Min	Max		
Power supply voltage ^{*1}	V _{CC}	V _{SS} – 0.3	V _{SS} + 6.0	V	
	AV _{CC}	V _{SS} – 0.3	V _{SS} + 6.0	V	AV _{CC} = V _{CC} ^{*2}
	AVRH	V _{SS} – 0.3	V _{SS} + 6.0	V	AV _{CC} ≥ AVRH ^{*2}
	DV _{CC}	V _{SS} – 0.3	V _{SS} + 6.0	V	DV _{CC} = V _{CC} ^{*2}
Input voltage ^{*1}	V _I	V _{SS} – 0.3	V _{CC} + 0.3	V	^{*3}
Output voltage ^{*1}	V _O	V _{SS} – 0.3	V _{CC} + 0.3	V	
Maximum clamp current	I _{CLAMP}	– 4	+ 4	mA	^{*7}
Total maximum clamp current	Σ I _{CLAMP}	—	40	mA	^{*7}
“L” level maximum output current ^{*4}	I _{OL1}	—	15	mA	Except P70 to P77 and P80 to P87
	I _{OL2}	—	40	mA	P70 to P77 and P80 to P87
“L” level average output current ^{*5}	I _{OLAV1}	—	4	mA	Except P70 to P77 and P80 to P87
	I _{OLAV2}	—	30	mA	P70 to P77 and P80 to P87
“L” level maximum total output current	ΣI _{OL1}	—	100	mA	Except P70 to P77 and P80 to P87
	ΣI _{OL2}	—	330	mA	P70 to P77 and P80 to P87
“L” level average total output current	ΣI _{OLAV1}	—	50	mA	Except P70 to P77 and P80 to P87
	ΣI _{OLAV2}	—	250	mA	P70 to P77 and P80 to P87
“H” level maximum output current	I _{OH1} ^{*4}	—	–15	mA	Except P70 to P77 and P80 to P87
	I _{OH2} ^{*4}	—	–40	mA	P70 to P77 and P80 to P87
“H” level average output current	I _{OHAV1} ^{*5}	—	–4	mA	Except P70 to P77 and P80 to P87
	I _{OHAV2} ^{*5}	—	–30	mA	P70 to P77 and P80 to P87
“H” level maximum total output current	ΣI _{OH1}	—	–100	mA	Except P70 to P77 and P80 to P87
	ΣI _{OH2}	—	–330	mA	P70 to P77 and P80 to P87
“H” level average total output current	ΣI _{OHAV1} ^{*6}	—	–50	mA	Except P70 to P77 and P80 to P87
	ΣI _{OHAV2} ^{*6}	—	–250	mA	P70 to P77 and P80 to P87
Power consumption	P _D	—	625	mW	
Operating temperature	T _A	– 40	+ 105	°C	
Storage temperature	T _{STG}	– 55	+ 150	°C	

*1 : The parameter is based on V_{SS} = AV_{SS} = DV_{SS} = 0.0 V.

*2 : AV_{CC}, AVRH must not exceed V_{CC}, and AVRH must not exceed AV_{CC}.

When using an evaluation product, DV_{CC} must not exceed V_{CC} (however, DV_{CC} can be set to a higher voltage than V_{CC} when using a Flash memory product).

*3 : If the input current or the maximum input current is limited using external components, I_{CLAMP} is the applicable rating instead of V_I.

*4 : Maximum output current is defined as the peak value of current through any one of the corresponding pins.

(Continued)

MB90920 Series


(Continued)

*5 : Average output current is defined as the average value of the current flowing through any one of the corresponding pins within a period of 100 ms. The "average value" can be calculated by multiplying the "operating current" by the "operating factor".

*6 : Average total output current is defined as the average value of the current flowing through all of the corresponding pins within a period of 100 ms. The "average value" can be calculated by multiplying the "operating current" by the "operating factor".

- *7 :
- Applicable to pins: P10 to P15, P50 to P57, P60 to P67, P70 to P77, P80 to P87, PC0 to PC7, PD0 to PD6, PE0 to PE2
 - Use within recommended operating conditions.
 - Use at DC voltage (current).
 - The +B signal should always be applied with a limiting resistance placed between the +B signal and the microcontroller.
 - The value of the limiting resistance should be set so that when the +B signal is applied, the input current to the microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods.
 - Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input potential may pass through the protective diode and increase the potential at the V_{CC} pin, and this may affect other devices.
 - Note that if a +B signal is input when the microcontroller power supply is off (not fixed at 0 V), the microcontroller may partially malfunction on power supplied through the +B signal pin.
 - Note that if the +B input is applied during power-on, the power supply voltage may reach a level such that the power-on reset does not function due to the power supplied from the +B signal.
 - Care must be taken not to leave +B input pins open.
 - Note that analog system input/output pins (LCD drive pins, comparator input pins, etc.) cannot accept +B signal inputs.
 - Sample recommended circuit :

- Input/output equivalent circuit



WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.


MB90920 Series

- Bit setting: ESCR0/1/2/3:SCES=1, ECCR0/1/2/3:SCDE=1

($V_{CC} = 5.0 \text{ V} \pm 10\%$, $V_{SS} = AV_{SS} = 0.0 \text{ V}$, $T_A = -40 \text{ }^{\circ}\text{C}$ to $+105 \text{ }^{\circ}\text{C}$)

Parameter	Symbol	Pin name	Conditions	Value		Unit
				Min	Max	
Serial clock cycle time	t _{SCYC}	SCK0 to SCK3	Internal shift clock mode output pin $C_L = 80 \text{ pF} + 1 \text{ TTL}$	5 t _{CP}	—	ns
SCK ↓ → SOT delay time	t _{SLOVI}	SCK0 to SCK3, SOT0 to SOT3		– 50	+ 50	ns
Valid SIN → SCK ↓	t _{IVSHI}	SCK0 to SCK3, SIN0 to SIN3		t _{CP} + 80	—	ns
SCK ↑ → valid SIN hold time	t _{SHIXI}	SIN0 to SIN3		0	—	ns
SOT → SCK ↑ delay time	t _{SOVHI}	SCK0 to SCK3, SOT0 to SOT3		3 t _{CP} – 70	—	ns

Notes : • Depending on the machine clock frequency to be used, the maximum baud rate may be limited by some parameters. These parameters are shown in "MB90920 series hardware manual".
• C_L is the load capacitance connected to the pin during testing.
• t_{CP} is the internal operating clock cycle time. Refer to "(1) Clock timing".




(5) Timer input timing

($V_{CC} = 5.0 \text{ V} \pm 10\%$, $V_{SS} = AV_{SS} = 0.0 \text{ V}$, $T_A = -40 \text{ }^{\circ}\text{C}$ to $+105 \text{ }^{\circ}\text{C}$)

Parameter	Symbol	Pin name	Conditions	Value		Unit
				Min	Max	
Input pulse width	t_{TIWH} t_{TIWL}	TIN0, TIN1, IN0 to IN3	—	4 t_{CP}	—	ns

Note : t_{CP} is the internal operating clock cycle time. Refer to “(1) Clock timing”.

- Timer input timing



MB90920 Series

5. A/D Converter

(1) Electrical Characteristics

($V_{CC} = AV_{CC} = AVRH = 4.0 \text{ V to } 5.5 \text{ V}$, $V_{SS} = AV_{SS} = 0.0 \text{ V}$, $T_A = -40 \text{ }^\circ\text{C to } +105 \text{ }^\circ\text{C}$)

Parameter	Symbol	Pin name	Value			Unit	Remarks
			Min	Typ	Max		
Resolution	—	—	—	—	10	bit	
Total error	—	—	-3.0	—	+3.0	LSB	
Non-linear error	—	—	-2.5	—	+2.5	LSB	
Differential linear error	—	—	-1.9	—	+1.9	LSB	
Zero transition voltage	V_{OT}	AN0 to AN7	$AV_{SS} - 1.5 \text{ LSB}$	$AV_{SS} + 0.5 \text{ LSB}$	$AV_{SS} + 2.5 \text{ LSB}$	V	$1 \text{ LSB} = (AVRH - AV_{SS}) / 1024$
Full scale transition voltage	V_{FST}	AN0 to AN7	$AVRH - 3.5 \text{ LSB}$	$AVRH - 1.5 \text{ LSB}$	$AVRH + 0.5 \text{ LSB}$	V	
Sampling time	t_{SMP}	—	0.4	—	16500	μs	$4.5 \text{ V} \leq AV_{CC} \leq 5.5 \text{ V}$
			1.0				$4.0 \text{ V} \leq AV_{CC} \leq 4.5 \text{ V}$
Compare time	t_{CMP}	—	0.66	—	—	μs	$4.5 \text{ V} \leq AV_{CC} \leq 5.5 \text{ V}$
			2.2				$4.0 \text{ V} \leq AV_{CC} \leq 4.5 \text{ V}$
A/D conversion time	t_{CNV}	—	1.44	—	—	μs	*1
Analog port input current	I_{AIN}	AN0 to AN7	-0.3	—	+10	μA	
Analog input voltage	V_{AIN}	AN0 to AN7	0	—	AVRH	V	
Reference voltage	$AV+$	AVRH	$AV_{SS} + 2.7$	—	AV_{CC}	V	
Power supply current	I_A	AV_{CC}	—	2.3	6.0	mA	
	I_{AH}		—	—	5	μA	*2
Reference voltage supply current	I_R	AVRH	—	520	900	μA	$V_{AVRH} = 5.0 \text{ V}$
	I_{RH}		—	—	5	μA	*2
Inter-channel variation	—	AN0 to AN7	—	—	4	LSB	


*1 : The time per channel ($4.5 \text{ V} \leq AV_{CC} \leq 5.5 \text{ V}$, and internal operating frequency = 32 MHz).

*2 : Defined as supply current (when $V_{CC} = AV_{CC} = AVRH = 5.0 \text{ V}$) with A/D converter not operating, and CPU in stop mode.

- Notes on the external impedance and sampling time of analog inputs


A/D converter with sample and hold circuit. If the external impedance is too high to keep sufficient sampling time, the analog voltage charged to the internal sample and hold capacitor is insufficient, adversely affecting A/D conversion precision. Therefore, to satisfy the A/D conversion precision standard, consider the relationship between the external impedance and minimum sampling time and either adjust the register value and operating frequency or decrease the external impedance so that the sampling time is longer than the minimum value. If the sampling time is still not sufficient, connect a capacitor of about 0.1 μ F to the analog input pin.


- Analog input equivalent circuit



Note : The values are reference values.

■ PACKAGE DIMENSION

 120-pin plastic LQFP (FPT-120P-M21)	Lead pitch Package width × package length Lead shape Sealing method Mounting height Weight Code (Reference)	0.50 mm 16.0 × 16.0 mm Gullwing Plastic mold 1.70 mm MAX 0.88 g P-LFQFP120-16×16-0.50
---	---	---



Please check the latest package dimension at the following URL.
<http://edevice.fujitsu.com/package/en-search/>

MEMO