



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Obsolete
Core Processor	F ² MC-16LX
Core Size	16-Bit
Speed	32MHz
Connectivity	CANbus, LINbus, UART/USART
Peripherals	LCD, LVD, POR, PWM, WDT
Number of I/O	93
Program Memory Size	256KB (256K x 8)
Program Memory Type	Mask ROM
EEPROM Size	-
RAM Size	10K x 8
Voltage - Supply (Vcc/Vdd)	4V ~ 5.5V
Data Converters	A/D 8x8/10b
Oscillator Type	External
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	120-LQFP
Supplier Device Package	120-LQFP (16x16)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb90922ncspmc-gs-195e1

MB90920 Series

(Continued)

- 16-bit reload timer (4 channels)
 - 16-bit reload timer operation (select toggle output or one-shot output)
 - Selectable event count function
- Real time watch timer (main clock)
 - Operates directly from oscillator clock.
 - Interrupt can be generated by second/minute/hour/date counter overflow.
- PPG timer (6 channels)
 - Output pins (3 channels), external trigger input pin (1 channel)
 - Operation clock frequencies : f_{CP} , $f_{CP}/2^2$, $f_{CP}/2^4$, $f_{CP}/2^6$
- Delay interrupt
 - Generates interrupt for task switching.
 - Interrupts to CPU can be generated/cleared by software setting.
- External interrupts (8 channels)
 - 8-channel independent operation
 - Interrupt source setting available : "L" to "H" edge/ "H" to "L" edge/ "L" level/ "H" level.
- 8/10-bit A/D converter (8 channels)
 - Conversion time : 3 μ s (at $f_{CP} = 32$ MHz)
 - External trigger activation available (P50/INT0/ADTG)
 - Internal timer activation available (16-bit reload timer 1)
- UART(LIN/SCI) (4 channels)
 - Equipped with full duplex double buffer
 - Clock-asynchronous or clock-synchronous serial transfer is available
- CAN interface (4 channels : CAN0 and CAN2, and CAN1 and CAN3 share transmission and reception pins, and interrupt control registers).
 - Conforms to CAN specifications version 2.0 Part A and B.
 - Automatic resend in case of error.
 - Automatic transfer in response to remote frame.
 - 16 prioritized message buffers for data and ID
 - Multiple message support
 - Flexible configuration for receive filter : Full bit compare/full bit mask/two partial bit masks
 - Supports up to 1 Mbps
 - CAN wakeup function (RX connected to INT0 internally)
- LCD controller/driver (32 segment x 4 common)
 - Segment driver and command driver with direct LCD panel (display) drive capability
- Reset on detection of low voltage/program loop
 - Automatic reset when low voltage is detected
 - Program looping detection function
- Stepping motor controller (4 channels)
 - High current output for each channel \times 4
 - Synchronized 8/10-bit PWM for each channel \times 2
- Sound generator (2 channels)
 - 8-bit PWM signal mixed with tone frequency from 8-bit reload counter.
 - PWM frequencies : 125 kHz, 62.5 kHz, 31.2 kHz, 15.6 kHz (at $f_{CP} = 32$ MHz)
 - Tone frequencies : PWM frequency /2/ , divided by (reload frequency +1)
- Input/output ports
 - General-purpose input/output port (CMOS output) 93 ports
- Function for port input level selection
 - Automotive/CMOS-Schmitt
- Flash memory security function
 - Protects the contents of Flash memory (Flash memory product only)

MB90920 Series

Pin no.	Pin name	I/O circuit type*1	Function
104	P13	I	General-purpose I/O port
	PPG5		16-bit PPG ch.5 output pin
109	P14	I	General-purpose I/O port
	TIN2		16-bit reload timer ch.2 TIN input pin
	IN1		Input capture ch.1 trigger input pin
110	P15	I	General-purpose I/O port
	IN0		Input capture ch.0 trigger input pin
111	COM0	P	LCD controller/driver common output pin
112	COM1	P	LCD controller/driver common output pin
113	COM2	P	LCD controller/driver common output pin
114	COM3	P	LCD controller/driver common output pin
115	P22	F	General-purpose I/O port
	SEG00		LCD controller/driver segment output pin
116	P23	F	General-purpose I/O port
	SEG01		LCD controller/driver segment output pin
117	P24	F	General-purpose I/O port
	SEG02		LCD controller/driver segment output pin
118	P25	F	General-purpose I/O port
	SEG03		LCD controller/driver segment output pin
119	P26	F	General-purpose I/O port
	SEG04		LCD controller/driver segment output pin
120	P27	F	General-purpose I/O port
	SEG05		LCD controller/driver segment output pin
1	P30	F	General-purpose I/O port
	SEG06		LCD controller/driver segment output pin
2	P31	F	General-purpose I/O port
	SEG07		LCD controller/driver segment output pin
3	P32	F	General-purpose I/O port
	SEG08		LCD controller/driver segment output pin
4	P33	F	General-purpose I/O port
	SEG09		LCD controller/driver segment output pin
5	P34	F	General-purpose I/O port
	SEG10		LCD controller/driver segment output pin
6	P35	F	General-purpose I/O port
	SEG11		LCD controller/driver segment output pin

(Continued)

MB90920 Series

Pin no.	Pin name	I/O circuit type*1	Function
61	P54	I	General-purpose I/O port
	TX0		CAN interface 0 TX output pin
	TX2		CAN interface 2 TX output pin
	SGA1		Sound generator ch.1 SGA output pin
63	P55	I	General-purpose I/O port
	RX0		CAN interface 0 RX input pin
	RX2		CAN interface 2 RX input pin
	INT2		INT2 external interrupt input pin
91	P56	I	General-purpose I/O port
	SGO0		Sound generator ch.0 SGO output pin
	FRCK		Free-run timer clock input pin
92	P57	I	General-purpose I/O port
	SGA0		Sound generator ch.0 SGA output pin
39	P60	H	General-purpose I/O port
	AN0		A/D converter input pin
40	P61	H	General-purpose I/O port
	AN1		A/D converter input pin
41	P62	H	General-purpose I/O port
	AN2		A/D converter input pin
42	P63	H	General-purpose I/O port
	AN3		A/D converter input pin
43	P64	H	General-purpose I/O port
	AN4		A/D converter input pin
44	P65	H	General-purpose I/O port
	AN5		A/D converter input pin
45	P66	H	General-purpose I/O port
	AN6		A/D converter input pin
46	P67	H	General-purpose I/O port
	AN7		A/D converter input pin
67	P70	L	General-purpose output-only port
	PWM1P0		Stepping motor controller ch.0 output pin
68	P71	L	General-purpose output-only port
	PWM1M0		Stepping motor controller ch.0 output pin
69	P72	L	General-purpose output-only port
	PWM2P0		Stepping motor controller ch.0 output pin

(Continued)

MB90920 Series

Pin no.	Pin name	I/O circuit type*1	Function
33	P96	G	General-purpose I/O port
	V2		LCD controller/driver reference power supply pin
34	V3	—	LCD controller/driver reference power supply pin
48	PC0	J	General-purpose I/O port
	SIN0		UART ch.0 serial data input pin
	INT4		INT4 external interrupt input pin
49	PC1	I	General-purpose I/O port
	SOT0		UART ch.0 serial data output pin
	INT5		INT5 external interrupt input pin
	IN3		Input capture ch.3 trigger input pin
50	PC2	I	General-purpose I/O port
	SCK0		UART ch.0 serial clock I/O pin
	INT6		INT6 external interrupt input pin
	IN2		Input capture ch.2 trigger input pin
51	PC3	J	General-purpose I/O port
	SIN1		UART ch.1 serial data input pin
	INT7		INT7 external interrupt input pin
52	PC4	I	General-purpose I/O port
	SOT1		UART ch.1 serial data output pin
53	PC5	I	General-purpose I/O port
	SCK1		UART ch.1 serial clock I/O pin
	TRG		16-bit PPG ch.0 to ch.5 external trigger input pin
54	PC6	I	General-purpose I/O port
	PPG0		16-bit PPG ch.0 output pin
	TOT1		16-bit reload timer ch.1 TOT output pin
	IN7		Input capture ch.7 trigger input pin
55	PC7	I	General-purpose I/O port
	PPG1		16-bit PPG ch.1 output pin
	TIN1		16-bit reload timer ch.1 TIN input pin
	IN6		Input capture ch.6 trigger input pin
24	PD0	J	General-purpose I/O port
	SIN2		UART ch.2 serial data input pin
25	PD1	I	General-purpose I/O port
	SOT2		UART ch.2 serial data output pin

(Continued)




MB90920 Series

■ I/O CIRCUIT TYPE

Type	Circuit	Remarks
A	<p>Standby control signal</p>	Oscillation circuit High-speed oscillation feedback resistance : approx. 1 MΩ (Flash memory product/MASK ROM product/Evaluation product)
B	<p>Standby control signal</p>	Oscillation circuit Low-speed oscillation feedback resistance : approx. 10 MΩ
C	<p>Pull-up resistor</p> <p>CMOS hysteresis input</p>	Input-only pin (with pull-up resistance) <ul style="list-style-type: none"> Attached pull-up resistor : approx. 50 kΩ CMOS hysteresis input ($V_{IH}/V_{IL} = 0.8 V_{CC}/0.2 V_{CC}$)
D	<p>CMOS hysteresis input</p>	Input-only pin <ul style="list-style-type: none"> CMOS hysteresis input ($V_{IH}/V_{IL} = 0.8 V_{CC}/0.2 V_{CC}$) <p>Note: The MD2 pin of the Flash memory products uses this circuit type.</p>




(Continued)

MB90920 Series

Type	Circuit	Remarks
E		<p>Input-only pin (with pull-down resistance)</p> <ul style="list-style-type: none"> Attached pull-down resistance: approx. 50 kΩ CMOS hysteresis input ($V_{IH}/V_{IL} = 0.8 \text{ Vcc}/0.2 \text{ Vcc}$) <p>Note: The MD2 pin of the evaluation products uses this circuit type.</p>
F		<p>LCD output common general-purpose port</p> <ul style="list-style-type: none"> CMOS output ($I_{OH}/I_{OL} = \pm 4 \text{ mA}$) Hysteresis input ($V_{IH}/V_{IL} = 0.8 \text{ Vcc}/0.2 \text{ Vcc}$) Automotive input ($V_{IH}/V_{IL} = 0.8 \text{ Vcc}/0.5 \text{ Vcc}$)
G		<p>LCDC reference power supply common general-purpose port</p> <ul style="list-style-type: none"> CMOS output ($I_{OH}/I_{OL} = \pm 4 \text{ mA}$) CMOS hysteresis input ($V_{IH}/V_{IL} = 0.8 \text{ Vcc}/0.2 \text{ Vcc}$) Automotive input ($V_{IH}/V_{IL} = 0.8 \text{ Vcc}/0.5 \text{ Vcc}$)

(Continued)

MB90920 Series

Type	Circuit	Remarks
H	 <p>Pout Nout Analog input CMOS hysteresis input Standby control signal or analog input enable signal Automotive input Standby control signal or analog input enable signal</p>	A/D converter input common general-purpose port <ul style="list-style-type: none"> CMOS output ($I_{OH}/I_{OL} = \pm 4 \text{ mA}$) CMOS hysteresis input ($V_{IH}/V_{IL} = 0.8 \text{ V}_{CC}/0.2 \text{ V}_{CC}$) Automotive input ($V_{IH}/V_{IL} = 0.8 \text{ V}_{CC}/0.5 \text{ V}_{CC}$)
I	 <p>Pout Nout CMOS hysteresis input Standby control signal Automotive input Standby control signal</p>	General-purpose port <ul style="list-style-type: none"> CMOS output ($I_{OH}/I_{OL} = \pm 4 \text{ mA}$) CMOS hysteresis input ($V_{IH}/V_{IL} = 0.8 \text{ V}_{CC}/0.2 \text{ V}_{CC}$) Automotive input ($V_{IH}/V_{IL} = 0.8 \text{ V}_{CC}/0.5 \text{ V}_{CC}$)
J	 <p>Pout Nout CMOS hysteresis input Standby control signal Automotive input Standby control signal CMOS input (SIN) Standby control signal</p>	General-purpose port (serial input) <ul style="list-style-type: none"> CMOS output ($I_{OH}/I_{OL} = \pm 4 \text{ mA}$) CMOS hysteresis input ($V_{IH}/V_{IL} = 0.8 \text{ V}_{CC}/0.2 \text{ V}_{CC}$) CMOS input (SIN) ($V_{IH}/V_{IL} = 0.7 \text{ V}_{CC}/0.3 \text{ V}_{CC}$) Automotive input ($V_{IH}/V_{IL} = 0.8 \text{ V}_{CC}/0.5 \text{ V}_{CC}$)

(Continued)

MB90920 Series

Type	Circuit	Remarks
K	<p>P-ch</p> <p>N-ch</p> <p>Analog output</p> <p>CMOS hysteresis input Standby control signal or analog input enable signal</p> <p>Automotive input Standby control signal or analog input enable signal</p> <p>CMOS input (SIN) Standby control signal or analog input enable signal</p> <p>Standby control signal or analog input enable signal</p>	A/D converter input common general-purpose port (serial input) <ul style="list-style-type: none"> CMOS output ($I_{OH}/I_{OL} = \pm 4 \text{ mA}$) CMOS hysteresis input ($V_{IH}/V_{IL} = 0.8 \text{ V}_{CC}/0.2 \text{ V}_{CC}$) CMOS input (SIN) ($V_{IH}/V_{IL} = 0.7 \text{ V}_{CC}/0.3 \text{ V}_{CC}$) Automotive input ($V_{IH}/V_{IL} = 0.8 \text{ V}_{CC}/0.5 \text{ V}_{CC}$)
L	<p>P-ch</p> <p>N-ch</p> <p>High current</p> <p>Pout</p> <p>Nout</p>	High current output port (SMC pin) CMOS output ($I_{OH}/I_{OL} = \pm 30 \text{ mA}$)
M	<p>P-ch</p> <p>N-ch</p> <p>LCDC output</p> <p>CMOS hysteresis input Standby control signal or LCDC output switching signal</p> <p>Automotive input Standby control signal or LCDC output switching signal</p> <p>CMOS input (SIN) Standby control signal or LCDC output switching signal</p>	LCDC output common general-purpose port (serial input) <ul style="list-style-type: none"> CMOS output ($I_{OH}/I_{OL} = \pm 4 \text{ mA}$) CMOS hysteresis input ($V_{IH}/V_{IL} = 0.8 \text{ V}_{CC}/0.2 \text{ V}_{CC}$) CMOS input (SIN) ($V_{IH}/V_{IL} = 0.7 \text{ V}_{CC}/0.3 \text{ V}_{CC}$) Automotive input ($V_{IH}/V_{IL} = 0.8 \text{ V}_{CC}/0.5 \text{ V}_{CC}$)

(Continued)

■ HANDLING DEVICES

- Strictly observe maximum rated voltages (preventing latch-up)

In CMOS IC devices, a condition known as latch-up may occur if voltages higher than V_{CC} or lower than V_{SS} are applied to input or output pins other than medium or high withstand voltage pins, or if the voltage applied between V_{CC} and V_{SS} pins exceeds the rated voltage level. If a latch-up occurs, the power supply current may increase dramatically and may destroy semiconductor elements. When using semiconductor devices, always take sufficient care to avoid exceeding maximum ratings.

When the analog system power supply is switched on or off, be careful not to apply the analog power supply (AV_{CC} , AV_{RH}), the analog input voltages and the power supply voltage for the high current output buffer pins (DV_{CC}) in excess of the digital power supply voltage (V_{CC}).

Once the digital power supply voltage (V_{CC}) has been disconnected, the analog power supply (AV_{CC} , AV_{RH}) and the power supply voltage for the high current output buffer pins (DV_{CC}) may be turned on in any sequence.

- Supply voltage stabilization

Rapid fluctuations in the power supply voltage can cause malfunctions even if the V_{CC} power supply voltage remains within the warranted operating range. It is recommended that the power supply be stabilized such that ripple fluctuations (P-P value) at commercial frequencies (50 Hz/60 Hz) be limited to within 10% of the standard V_{CC} value, and that transient fluctuations due to power supply switching, etc. be limited to a rate of 0.1 V/ms or less.

- Precautions when turning the power on

In order to prevent the built-in step-down circuits from malfunctioning, the time taken for the voltage to rise (0.2 V to 2.7 V) during power-on should be less than 50 μ s.

- Handling unused pins

If unused input pins are left open, they may cause malfunctions or latch-up which may lead to permanent damage to the semiconductor. Unused input pins should therefore be pulled up or pulled down through a resistor of at least 2 k Ω .


Unused input/output pins may be set to the output state and left open, or set to the input state and connected to a pull-up or pull-down resistance of 2 k Ω or more.

- Handling A/D converter power supply pins

Even if the A/D converter is not used, the power supply pins should be connected such as $AV_{CC} = V_{CC}$, and $AV_{SS} = AV_{RH} = V_{SS}$.


- Notes on using an external clock

Even when an external clock is used, an oscillation stabilization wait time is required following power-on reset or release from sub clock mode or stop mode. Furthermore, only the X0A pin should be driven when an external clock is used, with the X1A pin open as shown in the following diagram. Do not use high-speed oscillation pins (X0 and X1) for external clock input.




Sample external clock connection

■ BLOCK DIAGRAM



MB90920 Series

■ MEMORY MAP



MB90F922 / MB90922
MB90F923 / MB90F924

Parts No.	ROM (Flash) capacitance	RAM capacitance	Address #1	Address #2	Address #3
MB90F922NC/F922NCS/922NCS	256 Kbytes	10 Kbytes	FC0000 _H	004000 _H	002900 _H
MB90F923NC/F923NCS	384 Kbytes	16 Kbytes	FA0000 _H	004A00 _H	003700 _H
MB90F924NC/F924NCS	512 Kbytes	24 Kbytes	F80000 _H	006A00 _H	003700 _H

* : Evaluation products do not contain internal ROM. Treat this address as the ROM decode area used by the tools.

Note: To select models without the ROM mirror function, refer to the "ROM Mirror Function Selection Module" in Hardware Manual. The image of the ROM data in the FF bank appears at the top of the 00 bank, in order to enable efficient use of small C compiler models. The lower 16-bits of the FF bank addresses are allocated to the same addresses as the lower 16-bits of the 00 bank, making it possible to reference tables in ROM without declaring the "far" modifier with the pointers. For example, when an access is made to the address 00C000_H, the actual address to be accessed is FFC000_H in ROM. Because the size of the FF bank ROM area exceeds 32 Kbytes, it is not possible to view the entire region in the 00 bank image. Therefore because the ROM data from FF8000_H to FFFFFF_H appears in the image from 008000_H to 00FFFF_H, it is recommended that ROM data tables be stored in the area from FF8000_H to FFFFFF_H.

■ I/O MAP

Address	Register name	Symbol	Read/write	Resource name	Initial value
000000H	Port 0 data register	PDR0	R/W	Port 0	XXXXXXXXB
000001H	Port 1 data register	PDR1	R/W	Port 1	XXXXXXXXB
000002H	Port 2 data register	PDR2	R/W	Port 2	XXXXXXXXB
000003H	Port 3 data register	PDR3	R/W	Port 3	XXXXXXXXB
000004H	Port 4 data register	PDR4	R/W	Port 4	XXXXXXXXB
000005H	Port 5 data register	PDR5	R/W	Port 5	XXXXXXXXB
000006H	Port 6 data register	PDR6	R/W	Port 6	XXXXXXXXB
000007H	Port 7 data register	PDR7	R/W	Port 7	XXXXXXXXB
000008H	Port 8 data register	PDR8	R/W	Port 8	XXXXXXXXB
000009H	Port 9 data register	PDR9	R/W	Port 9	XXXXXXXXB
00000AH, 00000BH			(Disabled)		
00000CH	Port C data register	PDRC	R/W	Port C	XXXXXXXXB
00000DH	Port D data register	PDRD	R/W	Port D	XXXXXXXXB
00000EH	Port E data register	PDRE	R/W	Port E	XXXXXXXXB
00000FH			(Disabled)		
000010H	Port 0 direction register	DDR0	R/W	Port 0	00000000B
000011H	Port 1 direction register	DDR1	R/W	Port 1	XX000000B
000012H	Port 2 direction register	DDR2	R/W	Port 2	000000XXB
000013H	Port 3 direction register	DDR3	R/W	Port 3	00000000B
000014H	Port 4 direction register	DDR4	R/W	Port 4	00000000B
000015H	Port 5 direction register	DDR5	R/W	Port 5	00000000B
000016H	Port 6 direction register	DDR6	R/W	Port 6	00000000B
000017H	Port 7 direction register	DDR7	R/W	Port 7	00000000B
000018H	Port 8 direction register	DDR8	R/W	Port 8	00000000B
000019H	Port 9 direction register	DDR9	R/W	Port 9	X0000000B
00001AH	Analog input enable	ADER6	R/W	Port 6, A/D	11111111B
00001BH			(Disabled)		
00001CH	Port C direction register	DDRC	R/W	Port C	00000000B
00001DH	Port D direction register	DDRD	R/W	Port D	X0000000B
00001EH	Port E direction register	DDRE	R/W	Port E	XXXXXX00B
00001FH			(Disabled)		
000020H	Lower A/D control status register	ADCS0	R/W	A/D converter	000XXXX0B
000021H	Higher A/D control status register	ADCS1	R/W		0000000X _B
000022H	Lower A/D control status register	ADCR0	R		00000000B
000023H	Higher A/D data register	ADCR1	R		XXXXXX00B

(Continued)

MB90920 Series

Address	Register name	Symbol	Read/write	Resource name	Initial value
000083 _H	(Disabled)				
000084 _H	PWM control register 2	PWC2	R/W	Stepping motor controller 2	000000X0 _B
000085 _H	(Disabled)				
000086 _H	PWM control register 3	PWC3	R/W	Stepping motor controller 3	000000X0 _B
000087 _H	(Disabled)				
000088 _H	LCD output control register 3	LOCR3	R/W	LCDC	XXXXX111 _B
000089 _H	(Disabled)				
00008A _H	A/D setting register 0	ADSR0	R/W	A/D converter	00000000 _B
00008B _H	A/D setting register 1	ADSR1	R/W		00000000 _B
00008C _H	Port input level select 0	PIL0	R/W	Port input level select	00000000 _B
00008D _H	Port input level select 1	PIL1	R/W		XXXX0000 _B
00008E _H	Port input level select 2	PIL2	R/W		XXXX0000 _B
00008F _H to 00009D _H	(Disabled)				
00009E _H	Program address detection control register	PACSR	R/W	Address match detection	XXXX0X0X _B
00009F _H	Delayed Interrupt/Release Register	DIRR	R/W	Delay interrupt	XXXXXXXX0 _B
0000A0 _H	Power saving mode control register	LPMCR	R/W	Power saving control circuit	00011000 _B
0000A1 _H	Clock select register	CKSCR	R/W, R		11111100 _B
0000A2 _H to 0000A7 _H	(Disabled)				
0000A8 _H	Watchdog timer control register	WDTC	R, W	Watchdog timer	XXXXX111 _B
0000A9 _H	Time-base timer control register	TBTC	R/W, W	Time-base timer	1XX00100 _B
0000AA _H	Watch timer control register	WTC	R/W, W, R	Watch timer (sub clock)	10001000 _B
0000AB _H to 0000AD _H	(Disabled)				
0000AE _H	Flash memory control status register	FMCS	R/W	Flash interface	000X0000 _B
0000AF _H	(Disabled)				

(Continued)

MB90920 Series

Address	Register name	Symbol	Read/write	Resource name	Initial value
0000B0H	Interrupt control register 00	ICR00	R/W	Interrupt controller	00000111 _B
0000B1H	Interrupt control register 01	ICR01	R/W		00000111 _B
0000B2H	Interrupt control register 02	ICR02	R/W		00000111 _B
0000B3H	Interrupt control register 03	ICR03	R/W		00000111 _B
0000B4H	Interrupt control register 04	ICR04	R/W		00000111 _B
0000B5H	Interrupt control register 05	ICR05	R/W		00000111 _B
0000B6H	Interrupt control register 06	ICR06	R/W		00000111 _B
0000B7H	Interrupt control register 07	ICR07	R/W		00000111 _B
0000B8H	Interrupt control register 08	ICR08	R/W		00000111 _B
0000B9H	Interrupt control register 09	ICR09	R/W		00000111 _B
0000BAH	Interrupt control register 10	ICR10	R/W		00000111 _B
0000BBH	Interrupt control register 11	ICR11	R/W		00000111 _B
0000BCH	Interrupt control register 12	ICR12	R/W		00000111 _B
0000BDH	Interrupt control register 13	ICR13	R/W		00000111 _B
0000BEH	Interrupt control register 14	ICR14	R/W		00000111 _B
0000BFH	Interrupt control register 15	ICR15	R/W		00000111 _B
0000C0H to 0000C3H	(Disabled)				
0000C4H	Serial mode register 1	SMR1	R/W, W	UART (LIN/SCI) 1	00000000 _B
0000C5H	Serial control register 1	SCR1	R/W, W		00000000 _B
0000C6H	Reception/transmission data register 1	RDR1/ TDR1	R/W		00000000 _B
0000C7H	Serial status register 1	SSR1	R/W, R		00001000 _B
0000C8H	Extended communication control register 1	ECCR1	R/W, R		000000XX _B
0000C9H	Extended status control register 1	ESCR1	R/W		00000100 _B
0000CAH	Baud rate generator register 10	BGR10	R/W		00000000 _B
0000CBH	Baud rate generator register 11	BGR11	R/W, R		00000000 _B
0000CCH	Lower watch timer control register	WTCRL	R/W	Real-time watch timer	000XXXXX0 _B
0000CDH	Middle watch timer control register	WTCRM	R/W		00000000 _B
0000CEH	Higher watch timer control register	WTCRH	R/W		XXXXXXX0 _B
0000CFH	Sub clock control register	PSCCR	W	Sub clock	XXXX0000 _B
0000D0H	Input capture control status 4/5	ICS45	R/W	Input capture 4/5	00000000 _B
0000D1H	Input capture edge register 4/5	ICE45	R/W, R		XXXXXXXX _B
0000D2H	Input capture control status 6/7	ICS67	R/W	Input capture 6/7	00000000 _B
0000D3H	Input capture edge register 6/7	ICE67	R/W, R		XXX0X0XX _B

(Continued)

MB90920 Series

Address	Register name	Symbol	Read/write	Resource name	Initial value
0000D4H	Lower timer control status register 2	TMCSR2L	R/W	16-bit reload timer 2	00000000 _B
0000D5H	Higher timer control status register 2	TMCSR2H	R/W		XXX10000 _B
0000D6H	Lower timer control status register 3	TMCSR3L	R/W	16-bit reload timer 3	00000000 _B
0000D7H	Higher timer control status register 3	TMCSR3H	R/W		XXX10000 _B
0000D8H	Lower sound control register 1	SGCRL1	R/W	Sound generator 1	00000000 _B
0000D9H	Higher sound control register 1	SGCRH1	R/W		0XXXX100 _B
0000DAH	Lower PPG3 control status register	PCNTL3	R/W	16-bit PPG3	00000000 _B
0000DBH	Higher PPG3 control status register	PCNTH3	R/W		00000001 _B
0000DCH	Lower PPG4 control status register	PCNTL4	R/W	16-bit PPG4	00000000 _B
0000DDH	Higher PPG4 control status register	PCNTH4	R/W		00000001 _B
0000DEH	Lower PPG5 control status register	PCNTL5	R/W	16-bit PPG5	00000000 _B
0000DFH	Higher PPG5 control status register	PCNTH5	R/W		00000001 _B
0000E0H	Serial mode register 2	SMR2	R/W, W	UART (LIN/SCI) 2	00000000 _B
0000E1H	Serial control register 2	SCR2	R/W, W		00000000 _B
0000E2H	Reception/transmission data register 2	RDR2/ TDR2	R/W		00000000 _B
0000E3H	Serial status register 2	SSR2	R/W, R		00001000 _B
0000E4H	Extended communication control register 2	ECCR2	R/W, R		000000XX _B
0000E5H	Extended status control register 2	ESCR2	R/W		00000100 _B
0000E6H	Baud rate generator register 20	BGR20	R/W		00000000 _B
0000E7H	Baud rate generator register 21	BGR21	R/W, R		00000000 _B
0000E8H	Serial mode register 3	SMR3	R/W, W	UART (LIN/SCI) 3	00000000 _B
0000E9H	Serial control register 3	SCR3	R/W, W		00000000 _B
0000EAH	Reception/transmission data register 3	RDR3/ TDR3	R/W		00000000 _B
0000EBH	Serial status register 3	SSR3	R/W, R		00001000 _B
0000ECH	Extended communication control register 3	ECCR3	R/W, R		000000XX _B
0000EDH	Extended status control register 3	ESCR3	R/W		00000100 _B
0000EEH	Baud rate generator register 30	BGR30	R/W		00000000 _B
0000EFH	Baud rate generator register 31	BGR31	R/W, R		00000000 _B
001FF0H	Program address detection register 0	PADR0	R/W	Address match detection	XXXXXXXXXX _B
001FF1H	Program address detection register 1	PADR0	R/W		XXXXXXXXXX _B
001FF2H	Program address detection register 2	PADR0	R/W		XXXXXXXXXX _B
001FF3H	Program address detection register 3	PADR1	R/W		XXXXXXXXXX _B
001FF4H	Program address detection register 4	PADR1	R/W		XXXXXXXXXX _B
001FF5H	Program address detection register 5	PADR1	R/W		XXXXXXXXXX _B

(Continued)

4. AC Characteristics


(1) Clock timing

(V_{CC} = 5.0 V ±10%, V_{SS} = DV_{SS} = AV_{SS} = 0.0 V, T_A = -40 °C to +105 °C)


Parameter	Symbol	Pin name	Condi-tions	Value			Unit	Remarks
				Min	Typ	Max		
Clock frequency	F _C	X0, X1	—	3	—	16	MHz	1/2 (PLL stopped) When using the oscillator circuit
				3	—	32	MHz	1/2 (PLL stopped) When using an external clock
				4	—	32	MHz	PLL multiplied by 1
				3	—	16	MHz	PLL multiplied by 2
				3	—	10.7	MHz	PLL multiplied by 3
				3	—	8	MHz	PLL multiplied by 4
				3	—	5.33	MHz	PLL multiplied by 6
				3	—	4	MHz	PLL multiplied by 8
	F _{LC}	X0A, X1A		—	32.768	—	kHz	
Clock cycle time	t _{CYCL}	X0, X1		62.5	—	333	ns	When using an oscillator
	t _{LCYCL}	X0A, X1A		31.25	—	333	ns	External clock input
	P _{WH} , P _{WL}	X0		—	30.5	—	μs	
	P _{WLH} , P _{WLL}	X0A		5	—	—	ns	Use duty ratio of 50% ± 3% as a guideline
Input clock rise and fall time	t _{cr} , t _{cf}	X0	—	—	15.2	—	μs	
Internal operating clock frequency	F _{CP}	—		—	—	5	ns	When using an external clock signal
	F _{LCP}	—		1.5	—	32	MHz	Using main clock (PLL clock)
Internal operating clock cycle time	t _{CP}	—		—	8.192	—	kHz	Using sub clock
	t _{LCP}	—		31.25	—	666	ns	Using main clock (PLL clock)
	—	—		—	122.1	—	μs	Using sub clock

MB90920 Series

- Internal shift clock mode




- External shift clock mode




MB90920 Series

- Internal shift clock mode



- External shift clock mode




MB90920 Series

- Bit setting: ESCR0/1/2/3:SCES=1, ECCR0/1/2/3:SCDE=1

($V_{CC} = 5.0 \text{ V} \pm 10\%$, $V_{SS} = AV_{SS} = 0.0 \text{ V}$, $T_A = -40 \text{ }^{\circ}\text{C}$ to $+105 \text{ }^{\circ}\text{C}$)

Parameter	Symbol	Pin name	Conditions	Value		Unit
				Min	Max	
Serial clock cycle time	t _{SCYC}	SCK0 to SCK3	Internal shift clock mode output pin $C_L = 80 \text{ pF} + 1 \text{ TTL}$	5 t _{CP}	—	ns
SCK ↓ → SOT delay time	t _{SLOVI}	SCK0 to SCK3, SOT0 to SOT3		– 50	+ 50	ns
Valid SIN → SCK ↓	t _{IVSHI}	SCK0 to SCK3, SIN0 to SIN3		t _{CP} + 80	—	ns
SCK ↑ → valid SIN hold time	t _{SHIXI}	SIN0 to SIN3		0	—	ns
SOT → SCK ↑ delay time	t _{SOVHI}	SCK0 to SCK3, SOT0 to SOT3		3 t _{CP} – 70	—	ns

Notes : • Depending on the machine clock frequency to be used, the maximum baud rate may be limited by some parameters. These parameters are shown in "MB90920 series hardware manual".
• C_L is the load capacitance connected to the pin during testing.
• t_{CP} is the internal operating clock cycle time. Refer to "(1) Clock timing".



6. Flash Memory Program/Erase Characteristics

Parameter	Conditions	Value			Unit	Remarks
		Min	Typ	Max		
Sector erase time	$T_A = + 25^\circ\text{C}$ $V_{CC} = 5.0 \text{ V}$	—	0.9	3.6	s	Excludes pre-programming before erase
Word (16-bit width) programming time		—	23	370	μs	Excludes system-level overhead
Chip programming time	$T_A = + 25^\circ\text{C}$, $V_{CC} = 5.0 \text{ V}$	—	3.4	55	s	
Erase/program cycle	—	10000	—	—	cycle	
Flash memory data retention time	Average $T_A = + 85^\circ\text{C}$	20	—	—	year	*

* : This value is calculated from the results of evaluating the reliability of the technology (using Arrhenius equation to translate high temperature measurements into normalized value at $+ 85^\circ\text{C}$) .