

Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	F <sup>2</sup> MC-16LX
Core Size	16-Bit
Speed	32MHz
Connectivity	CANbus, LINbus, UART/USART
Peripherals	LCD, LVD, POR, PWM, WDT
Number of I/O	93
Program Memory Size	256KB (256K x 8)
Program Memory Type	Mask ROM
EEPROM Size	-
RAM Size	10K x 8
Voltage - Supply (Vcc/Vdd)	4V ~ 5.5V
Data Converters	A/D 8x8/10b
Oscillator Type	External
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	120-LQFP
Supplier Device Package	120-LQFP (16x16)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb90922ncspmc-gs-200e1

### ■ PRODUCT LINEUP

Type	Part number	MB90	MB90	MB90	MB90	MB90	MB90	MB90	MB90	MB90	
Flash memory product	Parameter	F922NC	F922NCS	F923NC	F923NCS	F924NC	F924NCS	922NCS	V920-101	V920-102	
PLL clock multiplier circuit ( × 1, × 2, × 3, × 4, × 8, 1/2 when PLL stopped)	Туре		Flash memory product ROM Evaluation product								
Minimum instruction execution time 31.25 ns (with 4 MHz oscillation clock × 8)	CPU				F <sup>2</sup> N	IC-16LX C	PU				
ROM	System clock			•	•					,	
ROM	Sub clock pins (X0A, X1A)	Yes	No	Yes	No	Yes	No	No	No	Yes	
No   No   No   No   No   No   No   No	ROM		-		-		-		Exte	ernal	
CD controller   32 segment × 4 common	RAM	10 K	bytes	16 K	(bytes	24 K	bytes		30 K	bytes	
LIN-UART  CAN interface  4 channels  16-bit input capture  16-bit free-run timer  Real time watch timer  16-bit PPG timer  External interrupt  8 channels  8/10-bit  A/D converter  LOW-voltage/  CPU operating detection reset  Stepping motor controller  Sound generator  Flash memory security  Operating voltage  4 channels  UART (LIN/SCI) 4 channels  4 channels  4 channels  4 channels  8 channels  No  No  4 channels	I/O port	91 ports	93 ports	91 ports	93 ports	91 ports	93 ports	93 ports	93 ports	91 ports	
CAN interface 4 channels  16-bit input capture 8 channels  16-bit reload timer 4 channels  16-bit free-run timer 1 channel  Real time watch timer 6 channels  External interrupt 8 channels  8/10-bit A/D converter Low-voltage/ CPU operating detection reset Stepping motor controller Sound generator Sound generator Sound generator Yes CPU operating woltage 4 channels  Flash memory security Yes —  Operating voltage 4 channels  4 channels —  4 channels	LCD controller				32 segr	$nent \times 4c$	ommon				
16-bit input capture 16-bit reload timer 16-bit free-run timer 16-bit free-run timer 1	LIN-UART				UART (LI	N/SCI) 4	channels				
input capture  16-bit reload timer  16-bit free-run timer  Real time watch timer  16-bit PPG timer  External interrupt  8 channels  8/10-bit A/D converter  Low-voltage/ CPU operating detection reset  Stepping motor controller  Sound generator  Flash memory security  Operating voltage  4 channels  8 channels  8 channels  A channels  No  4 channels	CAN interface				4	1 channels	6				
reload timer  16-bit free-run timer  Real time watch timer  16-bit PPG timer  External interrupt  8 channels  8/10-bit A/D converter  Low-voltage/ CPU operating detection reset  Stepping motor controller  Sound generator  Flash memory security  Operating voltage  4 channels  4 channels  4 channels	16-bit input capture				8	3 channels	6				
timer  Real time watch timer  1 channel  2 channels  1 channels  1 channel  2 channels  1 channel  1 channel  2 channels  2 channels  2 channels  2 channels  2 channels  4 channels	16-bit reload timer				2	1 channels	5				
timer 1 channel  16-bit PPG timer 6 channels  External interrupt 8 channels  8/10-bit A/D converter  Low-voltage/ CPU operating detection reset  Stepping motor controller  Sound generator  Flash memory security  Operating voltage  4.0 V to 5.5 V  4.5 V to 5.5 V	16-bit free-run timer					1 channel					
External interrupt  8 channels  8/10-bit A/D converter  Low-voltage/ CPU operating detection reset  Stepping motor controller  Sound generator  Flash memory security  Operating voltage  4 channels  4 channels	Real time watch timer					1 channel					
8/10-bit A/D converter  Low-voltage/ CPU operating detection reset  Stepping motor controller  Sound generator  Flash memory security  Operating voltage  4.0 V to 5.5 V  8 channels  No  4 channels	16-bit PPG timer				(	6 channels	6				
A/D converter  Low-voltage/ CPU operating detection reset  Stepping motor controller  Sound generator  Flash memory security  Operating voltage  4.0 V to 5.5 V  AND converter  8 channels  No  No  4 channels  2 channels  —  4.5 V to 5.5 V	External interrupt				8	3 channels	3				
CPU operating detection reset  Stepping motor controller  Sound generator  Flash memory security  Operating voltage  Yes  No  4 channels  2 channels  —  4.0 V to 5.5 V  No  4 channels	8/10-bit A/D converter				8	3 channels	3				
Sound generator  Flash memory security  Operating voltage  4 channels  2 channels  —  4.5 V to 5.5 V	Low-voltage/ CPU operating detection reset				Yes				N	lo	
Flash memory security  Operating voltage  4.0 V to 5.5 V  4.5 V to 5.5 V	Stepping motor controller				2	1 channels	5				
Operating voltage 4.0 V to 5.5 V 4.5 V to 5.5 V	Sound generator				2	2 channels	5				
voltage 4.0 v to 5.5 v 4.5 v to 5.5 v	Flash memory security			Y	es				_		
Package LQFP-120 PGA-299	Operating voltage			4.	.0 V to 5.5 \	/			4.5 V t	o 5.5 V	
	Package				LQFP-120				PGA	\-299	

### **■ PIN DESCRIPTIONS**

Pin no.	Pin name	I/O circuit type*1	Function
108	X0	A	High-speed oscillation input pin
107	X1		High-speed oscillation output pin
13	X0A	В	Low-speed oscillation input pin
13	P92	I	General-purpose I/O port
14	X1A	В	Low-speed oscillation output pin
14	P93	1	General-purpose I/O port
90	RST	С	Reset input pin
93	P00	F	General-purpose I/O port
93	SEG24	<del>т</del> Г	LCD controller/driver segment output pin
94	P01	F	General-purpose I/O port
94	SEG25	<del>т</del> Г	LCD controller/driver segment output pin
95 -	P02	F	General-purpose I/O port
95	SEG26	₹ <b>Г</b>	LCD controller/driver segment output pin
96	P03	F	General-purpose I/O port
90	SEG27	<del>т</del> Г	LCD controller/driver segment output pin
97 -	P04	F	General-purpose I/O port
97	SEG28	<del>т</del> Г	LCD controller/driver segment output pin
98 -	P05	F	General-purpose I/O port
90	SEG29	<b>Т</b>	LCD controller/driver segment output pin
99	P06	F	General-purpose I/O port
99	SEG30	<b>т</b>	LCD controller/driver segment output pin
100	P07	F	General-purpose I/O port
100	SEG31	<del>т</del> Г	LCD controller/driver segment output pin
	P10		General-purpose I/O port
101	PPG2	l	16-bit PPG ch.2 output pin
	IN5		Input capture ch.5 trigger input pin
	P11		General-purpose I/O port
102	ТОТ0	]	16-bit reload timer ch.0 TOT output pin
102	PPG3	] '	16-bit PPG ch.3 output pin
	IN4		Input capture ch.4 trigger input pin
	P12		General-purpose I/O port
103	TIN0	ı	16-bit reload timer ch.0 TIN input pin
	PPG4		16-bit PPG ch.4 output pin

Pin no.	Pin name	I/O circuit type*1	Function
104	P13		General-purpose I/O port
104	PPG5	- 	16-bit PPG ch.5 output pin
	P14		General-purpose I/O port
109	TIN2	- 	16-bit reload timer ch.2 TIN input pin
	IN1		Input capture ch.1 trigger input pin
110	P15		General-purpose I/O port
110	IN0	- I	Input capture ch.0 trigger input pin
111	COM0	Р	LCD controller/driver common output pin
112	COM1	Р	LCD controller/driver common output pin
113	COM2	Р	LCD controller/driver common output pin
114	COM3	Р	LCD controller/driver common output pin
445	P22	_	General-purpose I/O port
115	SEG00	- F	LCD controller/driver segment output pin
440	P23	_	General-purpose I/O port
116	SEG01	F	LCD controller/driver segment output pin
447	P24	_	General-purpose I/O port
117	SEG02	F	LCD controller/driver segment output pin
440	P25	_	General-purpose I/O port
118	SEG03	F	LCD controller/driver segment output pin
440	P26	_	General-purpose I/O port
119	SEG04	F	LCD controller/driver segment output pin
100	P27	_	General-purpose I/O port
120	SEG05	F	LCD controller/driver segment output pin
_	P30	_	General-purpose I/O port
1	SEG06	F	LCD controller/driver segment output pin
0	P31	_	General-purpose I/O port
2	SEG07	- F	LCD controller/driver segment output pin
	P32	_	General-purpose I/O port
3	SEG08	F	LCD controller/driver segment output pin
4	P33	_	General-purpose I/O port
4	SEG09	- F	LCD controller/driver segment output pin
_	P34	_	General-purpose I/O port
5	SEG10	F	LCD controller/driver segment output pin
_	P35	-	General-purpose I/O port
6	SEG11	- F	LCD controller/driver segment output pin

Pin no.	Pin name	I/O circuit type*1	Function
06	PD2		General-purpose I/O port
26	SCK2	- I	UART ch.2 serial clock I/O pin
07	PD3		General-purpose I/O port
27	SIN3	. J	UART ch.3 serial data input pin
00	PD4		General-purpose I/O port
28	SOT3	1	UART ch.3 serial data output pin
20	PD5		General-purpose I/O port
29	SCK3	1	UART ch.3 serial clock I/O pin
30	PD6		General-purpose I/O port
30	TOT2	1	16-bit reload timer ch.2 TOT output pin
56	PE0		General-purpose I/O port
56	TOT3	- 	16-bit reload timer ch.3 TOT output pin
F7	PE1		General-purpose I/O port
57	57 TIN3		16-bit reload timer ch.3 TIN input pin
64	PE2		General-purpose I/O port
04	SGO1	1	Sound generator ch.1 SGO output pin
62	RSTO	N	Internal reset signal output pin
65, 75, 85	DVCC	_	Power supply input pins dedicated for high current output buffer
66, 76, 86	DVSS	_	Power supply GND pins dedicated for high current output buffer
35	AVCC	_	A/D converter dedicated power supply input pin
38	AVSS	_	A/D converter dedicated power supply GND pin
36	AVRH	_	A/D converter Vref+ input pin. Vref- is fixed to AVSS.
89	MD0	D	Mode setting input pin. Connect to VCC pin.
88	MD1	D	Mode setting input pin. Connect to VCC pin.
87	MD2	D/E*2	Mode setting input pin. Connect to VSS pin.
17	С	_	External capacitor pin. Connect a 0.1 $\mu\text{F}$ capacitor between this pin and the VSS pin.
15, 105	VCC	_	Power supply input pins
16, 47, 106	VSS		GND power supply pins

<sup>\*1 :</sup> For I/O circuit type, refer to "■ I/O CIRCUIT TYPES".

<sup>\*2 :</sup> The I/O circuit type is D for Flash memory products and E for evaluation products.

Туре	Circuit	Remarks
K	P-ch Nout  Analog output  CMOS hysteresis input Standby control signal or analog input enable signal	A/D converter input common general-purpose port (serial input)  • CMOS output (loн/loL = ± 4 mA)  • CMOS hysteresis input (VIH/VIL = 0.8 Vcc/0.2 Vcc)  • CMOS input (SIN) (VIH/VIL = 0.7 Vcc/0.3 Vcc)  • Automotive input (VIH/VIL = 0.8 Vcc/0.5 Vcc)
L	P-ch Pout High current N-ch Nout	High current output port (SMC pin) CMOS output (IoH/IoL = ± 30 mA)
M	Pout  LCDC output  CMOS hysteresis input Standby control signal or LCDC output switching signal  Automotive input Standby control signal or LCDC output switching signal  CMOS input (SIN) Standby control signal or LCDC output switching signal  CMOS input (SIN) Standby control signal or LCDC output switching signal	LCDC output common general- purpose port (serial input) )  • CMOS output (IoH/IoL = ± 4 mA)  • CMOS hysteresis input (VIH/VIL = 0.8 VCC/0.2 VCC)  • CMOS input (SIN) (VIH/VIL = 0.7 VCC/0.3 VCC)  • Automotive input (VIH/VIL = 0.8 VCC/0.5 VCC)

#### Serial communication


In serial communication, reception of wrong data may occur due to noise or other causes. Therefore, design a printed circuit board to prevent noise from occurring. Taking account of the reception of wrong data, detect errors by measures such as adding a checksum to the end of data. If an error is detected, retransmit the data.

#### Characteristic difference between flash device and MASK ROM device

In the flash device and the MASK ROM device, the electrical characteristic including current consumption, ESD, latch-up, the noise characteristic, and oscillation characteristic, etc. is different according to the difference between the chip layout and the memory structure.

Reconfirm the electrical characteristic when the product is replaced by another product of the same series.

#### **■ MEMORY MAP**



Parts No.	ROM (Flash) capacitance	RAM capacitance	Address #1	Address #2	Address #3
MB90F922NC/F922NCS/922NCS	256 Kbytes	10 Kbytes	FC0000н	004000н	002900н
MB90F923NC/F923NCS	384 Kbytes	16 Kbytes	FA0000 <sub>H</sub>	004А00н	003700н
MB90F924NC/F924NCS	512 Kbytes	24 Kbytes	F80000н	006А00н	003700н

<sup>\*:</sup> Evaluation products do not contain internal ROM. Treat this address as the ROM decode area used by the tools.

Note: To select models without the ROM mirror function, refer to the "ROM Mirror Function Selection Module" in Hardware Manual. The image of the ROM data in the FF bank appears at the top of the 00 bank, in order to enable efficient use of small C compiler models. The lower 16-bits of the FF bank addresses are allocated to the same addresses as the lower 16-bits of the 00 bank, making it possible to reference tables in ROM without declaring the "far" modifier with the pointers. For example, when an access is made to the address 00C000H, the actual address to be accessed is FFC000H in ROM. Because the size of the FF bank ROM area exceeds 32 Kbytes, it is not possible to view the entire region in the 00 bank image. Therefore because the ROM data from FF8000H to FFFFFFH appears in the image from 008000H to 00FFFFH, it is recommended that ROM data tables be stored in the area from FF8000H to FFFFFFH.

Address	Register name	Symbol	Read/write	Resource name	Initial value
003970н		,			•
to 003973⊦		(Disab	iled)		
003974н	Frequency data register 1	SGFR1	R/W		XXXXXXXX
003975н	Amplitude data register 1	SGAR1	R/W		0000000
003976н	Decrement grade register 1	SGDR1	R/W	Sound generator 1	XXXXXXXX
003977н	Tone count register 1	SGTR1	R/W		XXXXXXXX
003978н		-	•		•
to 00397Fн		(Disab	led)		
003980н	DWM1 compare register 0	PWC10	R/W		XXXXXXX
003981н	PWM1 compare register 0	PWCIO	IT/VV		XXXXXXX
003982н	PWM2 compare register 0	PWC20	R/W	Stepping motor	XXXXXXX
003983н	1 P WWW.2 Compare register 0	FWC20	Π/ ۷۷	controller 0	XXXXXXX
003984н	PWM1 select register 0	PWS10	R/W		0000000В
003985н	PWM2 select register 0	PWS20	R/W		Х0000000в
003986н, 003987н		(Disab	led)		
003988н	DWM1 compare register 1	PWC11	R/W		XXXXXXX
003989н	PWM1 compare register 1	PWCII	III/ VV		XXXXXXX
00398Ан	PWM2 compare register 1	PWC21	R/W	Stepping motor	XXXXXXXXB
00398Вн	1 WW. Compare register 1	1 WOZ1	1 1/ V V	controller 1	XXXXXXXXB
00398Сн	PWM1 select register 1	PWS11	R/W		0000000В
00398Dн	PWM2 select register 1	PWS21	R/W		Х0000000в
00398Ен, 00398Fн		(Disab	led)		
003990н	PWM1 compare register 2	PWC12	R/W		XXXXXXX
003991н	PWWIT compare register 2	PWC12	IT/VV		XXXXXXX
003992н	PWM2 compare register 2	PWC22	R/W	Stepping motor	XXXXXXX
003993н	r Wiviz Compare register z	FWCZZ	I	controller 2	XXXXXXXXB
003994н	PWM1 select register 2	PWS12	R/W		0000000В
003995н	PWM2 select register 2	PWS22	R/W		Х000000В
003996н, 003997н		(Disab	led)		

#### **■ CAN CONTROLLERS**

The CAN controller has the following features:

- Conforms to CAN Specification Version 2.0 Part A and B
  - Supports transmission/reception in standard frame and extended frame formats
- Supports transmission of data frames by receiving remote frames
- 16 transmission/reception message buffers
  - 29-bit ID and 8-byte data
  - Multi-level message buffer configuration
- Provides full-bit comparison, full-bit mask, acceptance register 0/acceptance register 1 for each message buffer as ID acceptance mask
  - 2 acceptance mask registers in either standard frame format or extended frame formats
- Bit rate programmable from 10 kbps to 2 Mbps (when input clock is at 16 MHz)

### **List of Control Registers(1)**

Address				Dogiotor	Abbreviation	Access	Initial Value
CAN0	CAN1	CAN2	CAN3	Register	Appreviation	Access	initiai vaiue
003С00н	003D00н	003Е00н	003F00н	Control status register	CSR	R/W, R	00000в
003С01н	003D01н	003Е01н	003F01н	Control status register	0311	11/ VV, 11	00-1в
003С02н	003D02н	003Е02н	003F02н	Last event indicator	LEIR	R/W	В
003С03н	003D03н	003Е03н	003F03н	register	LEIN	□/ <b>V V</b>	000-0000в
003С04н	003D04н	003Е04н	003F04н	RX/TX error counter	RTEC	R	0000000В
003С05н	003D05н	003Е05н	003F05н	HA/TA effor counter	RIEC	n	0000000
003С06н	003D06н	003Е06н	003F06н	Bit timing register	BTR	R/W	-1111111в
003С07н	003D07н	003Е07н	003F07н	Dit tillling register	סוח	I 1/ <b>V V</b>	111111111в

#### (Continued)

Interrupt source	El <sup>2</sup> OS	In	terrup	tvector	Interre re	Priority	
·	corresponding	Number		Address	ICR Address		- "2
UART 1 RX	0	#37	25н	FFFF68⊦	ICR13	0000BDн*1	High
UART 1 TX	Δ	#38	26н	FFFF64 <sub>H</sub>	ICHIS	OOOODDH .	<b> </b>
UART 0 RX	0	#39	27н	FFFF60 <sub>H</sub>	ICR14	0000BEн*1	
UART 0 TX	Δ	#40	28н	FFFF5C <sub>H</sub>	ION14	0000BEH	
Flash memory status	×	#41	29н	FFFF58⊦	ICR15	0000BF <sub>H</sub> *1	1 ₩
Delay interrupt generator module	×	#42	2Ан	FFFF54 <sub>H</sub>	101113	OOOODEH '	Low

©: Usable, and has expanded intelligent I/O services (EI2OS) stop function

○ : Usable


 $\triangle\,$  : Usable when interrupt sources sharing ICR are not in use

× : Unusable

- \*1 : Peripheral functions that share the ICR register have the same interrupt level.
  - If the expanded intelligent I/O service (El<sup>2</sup>OS) is used with peripheral functions that share the ICR register, only one of the peripheral functions that share the register can be used.
  - When the expanded intelligent I/O service (El<sup>2</sup>OS) is specified for one of the peripheral functions that shares the ICR register, interrupts cannot be used from the other peripheral functions that share the register.
- \*2 : Priority applies when interrupts of the same level are generated.

#### (Continued)


- \*5 : Average output current is defined as the average value of the current flowing through any one of the corresponding pins within a period of 100 ms. The "average value" can be calculated by multiplying the "operating current" by the "operating factor".
- \*6 : Average total output current is defined as the average value of the current flowing through all of the corresponding pins within a period of 100 ms. The "average value" can be calculated by multiplying the "operating current" by the "operating factor".
- \*7: Applicable to pins: P10 to P15,P50 to P57,P60 to P67,P70 to P77,P80 to P87,PC0 to PC7,PD0 to PD6, PE0 to PE2
  - Use within recommended operating conditions.
  - Use at DC voltage (current) .
  - The +B signal should always be applied with a limiting resistance placed between the +B signal and the microcontroller.
  - The value of the limiting resistance should be set so that when the +B signal is applied, the input current to the microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods.
  - Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input potential may pass through the protective diode and increase the potential at the Vcc pin, and this may affect other devices.
  - Note that if a +B signal is input when the microcontroller power supply is off (not fixed at 0 V), the microcontroller may partially malfunction on power supplied through the +B signal pin.
  - Note that if the +B input is applied during power-on, the power supply voltage may reach a level such that the power-on reset does not function due to the power supplied from the +B signal.
  - Care must be taken not to leave +B input pins open.
  - Note that analog system input/output pins (LCD drive pins, comparator input pins, etc.) cannot accept +B signal inputs.
  - Sample recommended circuit :



WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

(Vcc = 5.0 V  $\pm 10\%$ , Vss = DVss = AVss = 0.0 V, T<sub>A</sub> = -40 °C to +105 °C)

Barranda Orania I Birana Oranii i		O a maliki a ma	Value				Remarks		
Parameter	Symbol	Pin name	Conditions	Min	Тур	Max	Unit	nemarks	
Input leakage current	lı∟	All input pins	Vcc = DVcc = AVcc = 5.5 V, Vss < V <sub>I</sub> < Vcc	_		10	μΑ		
Input capacitance 1	Cin1	All pins except VCC, VSS, DVCC, DVSS, AVCC, AVSS, C, P70 to P77, P80 to P87	_	_	_	15	pF		
Input capacitance 2	C <sub>IN2</sub>	P70 to P77, P80 to P87	_	_		45	pF		
Pull-up resistance	Rup	RST	_	25	50	100	kΩ		
Pull-down resistance	Roown	MD2	_	_	_	100	kΩ	Excluding Flash memory product	
General-purpose output "H" voltage	Vон1	All pins except P70 to P77, P80 to P87	Vcc = 4.5 V, Іон = -4.0 mA	Vcc - 0.5			V		
Stepping motor output "H" voltage	V <sub>OH2</sub>	P70 to P77, P80 to P87	$V_{CC} = 4.5 \text{ V},$ $I_{OH} = -30.0 \text{ mA}$	Vcc - 0.5	_	_	٧		
General-purpose output "L" voltage	V <sub>OL1</sub>	All pins except P70 to P77, P80 to P87	Vcc = 4.5 V, IoL = 4.0 mA	_		0.4	٧		
Stepping motor output "L" voltage	V <sub>OL2</sub>	P70 to P77, P80 to P87	Vcc = 4.5 V, loL = 30.0 mA	_	_	0.55	V		
Stepping motor output phase variation "H"	ΔVон	PWM1Pn, PWM1Mn, PWM2Pn, PWM2Mn, n = 0 to 3	Vcc = 4.5 V, Iон = -30.0 mA, maximum deviation Vон2	_	_	90	mV		
Stepping motor output phase variation "L"	ΔVoL	PWM1Pn, PWM1Mn, PWM2Pn, PWM2Mn, n = 0 to 3	Vcc = 4.5 V, IoL = 30.0 mA, maximum deviation VoH2	_	_	90	mV		
Lopiu		Between V0 and V1,		50	100	200	kΩ	Evaluation product	
LCD internal divider resistance	RLCD	Between V1 and V2, Between V2 and V3	_	8.75	12.5	17.0	kΩ	Flash memory product	



### (4) UART0/1/2/3 (LIN/SCI)

• Bit setting: ESCR0/1/2/3:SCES=0, ECCR0/1/2/3:SCDE=0

 $(Vcc = 5.0 V \pm 10 \%, Vss = AVss = 0.0 V, T_A = -40 °C to +105 °C)$ 

Dougnator	Cumbal	Din nome	Conditions	Va	Heit	
Parameter	Symbol	Pin name	Conditions	Min	Max	Unit
Serial clock cycle time	tscyc	SCK0 to SCK3		5 tcp	_	ns
$SCK \downarrow \to SOT$ delay time	tsLovi	SCK0 to SCK3, SOT0 to SOT3	Internal shift clock mode output pin	- 50	+ 50	ns
Valid SIN → SCK ↑	tıvsнı	SCK0 to SCK3,	$C_L = 80 \text{ pF} + 1 \text{TTL}$	tcp + 80	_	ns
$SCK \uparrow \rightarrow valid SIN hold time$	<b>t</b> shixi	SIN0 to SIN3		0	_	ns
Serial clock "L" pulse width	<b>t</b> slsh	CCKO to CCKO		3 tcp - tr	_	ns
Serial clock "H" pulse width	<b>t</b> shsl	SCK0 to SCK3		tcp + 10	_	ns
$SCK \downarrow \to SOT$ delay time	tslove	SCK0 to SCK3, SOT0 to SOT3	External shift clock		2 tcp + 60	ns
Valid SIN $\rightarrow$ SCK $↑$	tivshe	SCK0 to SCK3,	mode output pin C∟ = 80 pF + 1TTL	30	_	ns
$SCK \uparrow \rightarrow valid SIN hold time$	<b>t</b> shixe	SIN0 to SIN3	00 pr 11112	tcp + 30	_	ns
SCK ↓ time	tr	SCK0 to SCK3		_	10	ns
SCK ↑ time	<b>t</b> R	SCRU IU SCRS		_	10	ns

Notes: • Depending on the machine clock frequency to be used, the maximum baud rate may be limited by some parameters. These parameters are shown in "MB90920 series hardware manual".

• C<sub>L</sub> is the load capacitance connected to the pin during testing.

• tcp is the internal operating clock cycle time. Refer to "(1) Clock timing".


### • Bit setting: ESCR0/1/2/3:SCES=0, ECCR0/1/2/3:SCDE=1

 $(Vcc = 5.0 V \pm 10\%, Vss = AVss = 0.0 V, T_A = -40 °C to +105 °C)$ 

		•	•				
Parameter	Symbol	Pin name	Conditions	Value		Unit	
Parameter	Syllibol	Fili liaille	Conditions	Min	Max	Oilit	
Serial clock cycle time	tscyc	SCK0 to SCK3		5 tcp	_	ns	
$SCK \uparrow \to SOT$ delay time	tshovi	SCK0 to SCK3, SOT0 to SOT3	Internal shift clock	- 50	+ 50	ns	
Valid SIN $\rightarrow$ SCK $↓$	tıvslı	SCK0 to SCK3,	mode output pin C <sub>L</sub> = 80 pF + 1TTL	tcp + 80	_	ns	
$SCK \downarrow \to valid \; SIN \; hold \; time$	tslixi	SIN0 to SIN3		0	_	ns	
$SOT  o SCK \downarrow delay\ time$	tsovLi	SCK0 to SCK3, SOT0 to SOT3		3 tcp - 70	_	ns	

Notes: • Depending on the machine clock frequency to be used, the maximum baud rate may be limited by some parameters. These parameters are shown in "MB90920 series hardware manual".

- C<sub>L</sub> is the load capacitance connected to the pin during testing.
- tcp is the internal operating clock cycle time. Refer to "(1) Clock timing".




### • Bit setting: ESCR0/1/2/3:SCES=1, ECCR0/1/2/3:SCDE=1

 $(Vcc = 5.0 V \pm 10\%, Vss = AVss = 0.0 V, T_A = -40 °C to +105 °C)$ 

Parameter	Symbol	Pin name	Conditions	Value		Unit
Parameter			Conditions	Min	Max	Oilit
Serial clock cycle time	tscyc	SCK0 to SCK3		5 tcp	_	ns
$SCK \downarrow \to SOT$ delay time	<b>t</b> sLOVI	SCK0 to SCK3, SOT0 to SOT3	Internal shift clock	- 50	+ 50	ns
Valid SIN $ ightarrow$ SCK $\downarrow$	tıvshı	SCK0 to SCK3,	mode output pin $C_L = 80 \text{ pF} + 1 \text{TTL}$	tcp + 80		ns
$SCK \uparrow \rightarrow valid SIN hold time$	tshixi	SIN0 to SIN3		0		ns
SOT  o SCK  op delay time	tsovнı	SCK0 to SCK3, SOT0 to SOT3		3 tcp - 70	_	ns

Notes: • Depending on the machine clock frequency to be used, the maximum baud rate may be limited by some parameters. These parameters are shown in "MB90920 series hardware manual".

- C<sub>L</sub> is the load capacitance connected to the pin during testing.
- tcp is the internal operating clock cycle time. Refer to "(1) Clock timing".





### (6) Trigger input timing

 $(Vcc = 5.0 V\pm 10\%, Vss = AVss = 0.0 V, T_A = -40 °C to +105 °C)$ 

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
raiameter Symbol		Fili liaille	Conditions	Min	Max		
Input pulse width	tтrgн, tтrgL	INT0 to INT7	_	200	_	ns	During normal operation
	THGL	ADTG		tcp + 200	—	ns	

Note: tcp is the internal operating clock cycle time. Refer to "(1) Clock timing".







### **■ ORDERING INFORMATION**

Part number	Package	Remarks
MB90F922NCPMC MB90F922NCSPMC MB90922NCSPMC MB90F923NCPMC MB90F923NCSPMC MB90F924NCPMC MB90F924NCPMC	120-pin plastic LQFP (FPT-120P-M21)	
MB90V920-101CR MB90V920-102CR	299-pin ceramic PGA (PGA-299C-A01)	For evaluation

#### **■ PACKAGE DIMENSION**





Please check the latest package dimension at the following URL. http://edevice.fujitsu.com/package/en-search/