



Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details


Product Status	Obsolete
Core Processor	F <sup>2</sup> MC-16LX
Core Size	16-Bit
Speed	32MHz
Connectivity	CANbus, LINbus, UART/USART
Peripherals	LCD, LVD, POR, PWM, WDT
Number of I/O	93
Program Memory Size	256KB (256K x 8)
Program Memory Type	Mask ROM
EEPROM Size	-
RAM Size	10K x 8
Voltage - Supply (Vcc/Vdd)	4V ~ 5.5V
Data Converters	A/D 8x8/10b
Oscillator Type	External
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	120-LQFP
Supplier Device Package	120-LQFP (16x16)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/infineon-technologies/mb90922ncspmc-gs-209e1">https://www.e-xfl.com/product-detail/infineon-technologies/mb90922ncspmc-gs-209e1</a>

## ■ PRODUCT LINEUP

Part number Parameter	MB90 F922NC	MB90 F922NCS	MB90 F923NC	MB90 F923NCS	MB90 F924NC	MB90 F924NCS	MB90 922NCS	MB90 V920-101	MB90 V920-102		
Type	Flash memory product						MASK ROM product	Evaluation product			
CPU	F <sup>2</sup> MC-16LX CPU										
System clock	PLL clock multiplier circuit (× 1, × 2, × 3, × 4, × 8, 1/2 when PLL stopped) Minimum instruction execution time 31.25 ns (with 4 MHz oscillation clock × 8)										
Sub clock pins (X0A, X1A)	Yes	No	Yes	No	Yes	No	No	No	Yes		
ROM	Flash memory 256 Kbytes		Flash memory 384 Kbytes		Flash memory 512 Kbytes		256 K bytes	External			
RAM	10 Kbytes		16 Kbytes		24 Kbytes		10 K bytes	30 Kbytes			
I/O port	91 ports	93 ports	91 ports	93 ports	91 ports	93 ports	93 ports	93 ports	91 ports		
LCD controller	32 segment × 4 common										
LIN-UART	UART (LIN/SCI) 4 channels										
CAN interface	4 channels										
16-bit input capture	8 channels										
16-bit reload timer	4 channels										
16-bit free-run timer	1 channel										
Real time watch timer	1 channel										
16-bit PPG timer	6 channels										
External interrupt	8 channels										
8/10-bit A/D converter	8 channels										
Low-voltage/ CPU operating detection reset	Yes							No			
Stepping motor controller	4 channels										
Sound generator	2 channels										
Flash memory security	Yes						—				
Operating voltage	4.0 V to 5.5 V							4.5 V to 5.5 V			
Package	LQFP-120							PGA-299			

# MB90920 Series

## ■ PIN ASSIGNMENT



- **Handling the power supply for high-current output buffer pins (DV<sub>cc</sub>, DV<sub>ss</sub>)**

- **Flash memory products and MASK ROM products (MB90F922NC/F922NCS/922NCS/F923NC/F923NCS/F924NC/F924NCS)**

In the Flash memory products and MASK ROM products, the power supply for the high-current output buffer pins (DV<sub>cc</sub>, DV<sub>ss</sub>) is isolated from the digital power supply (V<sub>cc</sub>). Therefore, DV<sub>cc</sub> can therefore be set to a higher voltage than V<sub>cc</sub>. If the power supply for the high-current output buffer pins (DV<sub>cc</sub>, DV<sub>ss</sub>) is supplied before the digital power supply (V<sub>cc</sub>), however, care needs to be taken because it is possible that the port 7 or port 8 stepping motor outputs may momentarily output an "H" or "L" level. In order to prevent this, connect the digital power supply (V<sub>cc</sub>) prior to connecting the power supply for the high-current output buffer pins. Even when the high-current output buffer pins are used as general-purpose ports, power should be supplied to the power supply pins for the high-current output buffer pins (DV<sub>cc</sub>, DV<sub>ss</sub>).

- **Evaluation product (MB90V920-101/MB90V920-102)**

In the evaluation products, the power supply for the high-current output buffer pins (DV<sub>cc</sub>, DV<sub>ss</sub>) is not isolated from the digital power supply (V<sub>cc</sub>). Therefore, DV<sub>cc</sub> must therefore be set to a lower voltage than V<sub>cc</sub>. The power supply for the high-current output buffer pins (DV<sub>cc</sub>, DV<sub>ss</sub>) must always be applied after the digital power supply (V<sub>cc</sub>) has been connected, and disconnected before the digital power supply (V<sub>cc</sub>) is disconnected (the power supply for the high-current output buffer pins may also be connected and disconnected simultaneously with the digital power supply).

Even when the high-current output buffer pins are used as general-purpose ports, power should be supplied to the power supply pins for the high-current output buffer pins (DV<sub>cc</sub>, DV<sub>ss</sub>).

- **Pull-up/pull-down resistors**

MB90920 series does not support internal pull-up/pull-down resistors. Use external components as necessary.

- **Precautions when not using a sub clock signal**

If the X0A and X1A pins are not connected to an oscillator, apply a pull-down resistance to the X0A pin and leave the X1A pin open.

- **Notes on operating when the external clock is stopped**

The MB90920 series is not guaranteed to operate correctly using the internal oscillator circuit when there is no external oscillator or the external clock input is stopped.

- **Flash memory security function**

A security bit is located within the Flash memory region. The security function is activated by writing the protection code 01<sub>H</sub> to the security bit.

Do not write the value 01<sub>H</sub> to this address if you are not using the security function.

Please refer to following table for the address of the security bit.

	<b>Flash memory size</b>	<b>Address for security bit</b>
MB90F922NC MB90F922NCS	Built-in 2 Mbits Flash Memory	F00001 <sub>H</sub>
MB90F923NCS	Built-in 3 Mbits Flash Memory	F80001 <sub>H</sub>
MB90F924NCS	Built-in 4 Mbits Flash Memory	F80001 <sub>H</sub>

# MB90920 Series

Address	Register name	Symbol	Read/write	Resource name	Initial value
000083 <sub>H</sub>			(Disabled)		
000084 <sub>H</sub>	PWM control register 2	PWC2	R/W	Stepping motor controller 2	000000X0 <sub>B</sub>
000085 <sub>H</sub>			(Disabled)		
000086 <sub>H</sub>	PWM control register 3	PWC3	R/W	Stepping motor controller 3	000000X0 <sub>B</sub>
000087 <sub>H</sub>			(Disabled)		
000088 <sub>H</sub>	LCD output control register 3	LOCR3	R/W	LCDC	XXXXX111 <sub>B</sub>
000089 <sub>H</sub>			(Disabled)		
00008A <sub>H</sub>	A/D setting register 0	ADSR0	R/W	A/D converter	00000000 <sub>B</sub>
00008B <sub>H</sub>	A/D setting register 1	ADSR1	R/W		00000000 <sub>B</sub>
00008C <sub>H</sub>	Port input level select 0	PIL0	R/W	Port input level select	00000000 <sub>B</sub>
00008D <sub>H</sub>	Port input level select 1	PIL1	R/W		XXXX0000 <sub>B</sub>
00008E <sub>H</sub>	Port input level select 2	PIL2	R/W		XXXX0000 <sub>B</sub>
00008F <sub>H</sub> to 00009D <sub>H</sub>			(Disabled)		
00009E <sub>H</sub>	Program address detection control register	PACSR	R/W	Address match detection	XXXX0X0X <sub>B</sub>
00009F <sub>H</sub>	Delayed Interrupt/Release Register	DIRR	R/W	Delay interrupt	XXXXXXXX0 <sub>B</sub>
0000A0 <sub>H</sub>	Power saving mode control register	LPMCR	R/W	Power saving control circuit	00011000 <sub>B</sub>
0000A1 <sub>H</sub>	Clock select register	CKSCR	R/W, R		11111100 <sub>B</sub>
0000A2 <sub>H</sub> to 0000A7 <sub>H</sub>			(Disabled)		
0000A8 <sub>H</sub>	Watchdog timer control register	WDTC	R, W	Watchdog timer	XXXXX111 <sub>B</sub>
0000A9 <sub>H</sub>	Time-base timer control register	TBTC	R/W, W	Time-base timer	1XX00100 <sub>B</sub>
0000AA <sub>H</sub>	Watch timer control register	WTC	R/W, W, R	Watch timer (sub clock)	10001000 <sub>B</sub>
0000AB <sub>H</sub> to 0000AD <sub>H</sub>			(Disabled)		
0000AE <sub>H</sub>	Flash memory control status register	FMCS	R/W	Flash interface	000X0000 <sub>B</sub>
0000AF <sub>H</sub>			(Disabled)		

(Continued)

# MB90920 Series

List of Control Registers(2)

Address				Register	Abbreviation	Access	Initial Value
CAN0	CAN1	CAN2	CAN3				
000040H	000070H	0039C0H	0039D0H	Message buffer valid register	BVALR	R/W	00000000B 00000000B
000041H	000071H	0039C1H	0039D1H				
000042H	000072H	0039C2H	0039D2H	Transmit request register	TREQR	R/W	00000000B 00000000B
000043H	000073H	0039C3H	0039D3H				
000044H	000074H	0039C4H	0039D4H	Transmit cancel register	TCANR	W	00000000B 00000000B
000045H	000075H	0039C5H	0039D5H				
000046H	000076H	0039C6H	0039D6H	Transmit complete register	TCR	R/W	00000000B 00000000B
000047H	000077H	0039C7H	0039D7H				
000048H	000078H	0039C8H	0039D8H	Receive complete register	RCR	R/W	00000000B 00000000B
000049H	000079H	0039C9H	0039D9H				
00004AH	00007AH	0039CAH	0039DAH	Remote request receive register	RRTRR	R/W	00000000B 00000000B
00004BH	00007BH	0039CBH	0039DBH				
00004CH	00007CH	0039CCH	0039DCH	Receive overrun register	ROVRR	R/W	00000000B 00000000B
00004DH	00007DH	0039CDH	0039DDH				
00004EH	00007EH	0039CEH	0039DEH	Receive interrupt enable register	RIER	R/W	00000000B 00000000B
00004FH	00007FH	0039CFH	0039DFH				
003C08H	003D08H	003E08H	003F08H	IDE register	IDER	R/W	XXXXXXXXX <sub>B</sub>
003C09H	003D09H	003E09H	003F09H				XXXXXXXXX <sub>B</sub>
003C0AH	003D0AH	003E0AH	003F0AH	Transmit RTR register	TRTRR	R/W	00000000B
003C0BH	003D0BH	003E0BH	003F0BH				00000000B
003C0CH	003D0CH	003E0CH	003F0CH	Remote frame receive wait register	RFWTR	R/W	XXXXXXXXX <sub>B</sub>
003C0DH	003D0DH	003E0DH	003F0DH				XXXXXXXXX <sub>B</sub>
003C0EH	003D0EH	003E0EH	003F0EH	Transmit interrupt enable register	TIER	R/W	00000000B 00000000B
003C0FH	003D0FH	003E0FH	003F0FH				
003C10H	003D10H	003E10H	003F10H	Acceptance mask select register	AMSR	R/W	XXXXXXXXX <sub>B</sub>
003C11H	003D11H	003E11H	003F11H				XXXXXXXXX <sub>B</sub>
003C12H	003D12H	003E12H	003F12H				XXXXXXXXX <sub>B</sub>
003C13H	003D13H	003E13H	003F13H				XXXXXXXXX <sub>B</sub>
003C14H	003D14H	003E14H	003F14H	Acceptance mask register 0	AMR0	R/W	XXXXXXXXX <sub>B</sub>
003C15H	003D15H	003E15H	003F15H				XXXXXXXX--- <sub>B</sub>
003C16H	003D16H	003E16H	003F16H				XXXXXXXXXXX <sub>B</sub>
003C17H	003D17H	003E17H	003F17H				
003C18H	003D18H	003E18H	003F18H	Acceptance mask register 1	AMR1	R/W	XXXXXXXXX <sub>B</sub>
003C19H	003D19H	003E19H	003F19H				XXXXXXXXX <sub>B</sub>
003C1AH	003D1AH	003E1AH	003F1AH				XXXXXX--- <sub>B</sub>
003C1BH	003D1BH	003E1BH	003F1BH				XXXXXXXXX <sub>B</sub>

# MB90920 Series

List of Message Buffers (ID Registers)

Address				Register	Abbreviation	Access	Initial Value
CAN0	CAN1	CAN2	CAN3				
003A00 <sub>H</sub> to 003A1F <sub>H</sub>	003B00 <sub>H</sub> to 003B1F <sub>H</sub>	003700 <sub>H</sub> to 00371F <sub>H</sub>	003800 <sub>H</sub> to 00381F <sub>H</sub>	General-purpose RAM	—	R/W	XXXXXXXXX <sub>B</sub> to XXXXXXXXX <sub>B</sub>
003A20 <sub>H</sub>	003B20 <sub>H</sub>	003720 <sub>H</sub>	003820 <sub>H</sub>	ID register 0	IDR0	R/W	XXXXXXXXX <sub>B</sub>
003A21 <sub>H</sub>	003B21 <sub>H</sub>	003721 <sub>H</sub>	003821 <sub>H</sub>				XXXXXXXXX <sub>B</sub>
003A22 <sub>H</sub>	003B22 <sub>H</sub>	003722 <sub>H</sub>	003822 <sub>H</sub>				XXXXXX--- <sub>B</sub>
003A23 <sub>H</sub>	003B23 <sub>H</sub>	003723 <sub>H</sub>	003823 <sub>H</sub>				XXXXXXXXX <sub>B</sub>
003A24 <sub>H</sub>	003B24 <sub>H</sub>	003724 <sub>H</sub>	003824 <sub>H</sub>	ID register 1	IDR1	R/W	XXXXXXXXX <sub>B</sub>
003A25 <sub>H</sub>	003B25 <sub>H</sub>	003725 <sub>H</sub>	003825 <sub>H</sub>				XXXXXXXXX <sub>B</sub>
003A26 <sub>H</sub>	003B26 <sub>H</sub>	003726 <sub>H</sub>	003826 <sub>H</sub>				XXXXXX--- <sub>B</sub>
003A27 <sub>H</sub>	003B27 <sub>H</sub>	003727 <sub>H</sub>	003827 <sub>H</sub>				XXXXXXXXX <sub>B</sub>
003A28 <sub>H</sub>	003B28 <sub>H</sub>	003728 <sub>H</sub>	003828 <sub>H</sub>	ID register 2	IDR2	R/W	XXXXXXXXX <sub>B</sub>
003A29 <sub>H</sub>	003B29 <sub>H</sub>	003729 <sub>H</sub>	003829 <sub>H</sub>				XXXXXXXXX <sub>B</sub>
003A2A <sub>H</sub>	003B2A <sub>H</sub>	00372A <sub>H</sub>	00382A <sub>H</sub>				XXXXXX--- <sub>B</sub>
003A2B <sub>H</sub>	003B2B <sub>H</sub>	00372B <sub>H</sub>	00382B <sub>H</sub>				XXXXXXXXX <sub>B</sub>
003A2C <sub>H</sub>	003B2C <sub>H</sub>	00372C <sub>H</sub>	00382C <sub>H</sub>	ID register 3	IDR3	R/W	XXXXXXXXX <sub>B</sub>
003A2D <sub>H</sub>	003B2D <sub>H</sub>	00372D <sub>H</sub>	00382D <sub>H</sub>				XXXXXXXXX <sub>B</sub>
003A2E <sub>H</sub>	003B2E <sub>H</sub>	00372E <sub>H</sub>	00382E <sub>H</sub>				XXXXXX--- <sub>B</sub>
003A2F <sub>H</sub>	003B2F <sub>H</sub>	00372F <sub>H</sub>	00382F <sub>H</sub>				XXXXXXXXX <sub>B</sub>
003A30 <sub>H</sub>	003B30 <sub>H</sub>	003730 <sub>H</sub>	003830 <sub>H</sub>	ID register 4	IDR4	R/W	XXXXXXXXX <sub>B</sub>
003A31 <sub>H</sub>	003B31 <sub>H</sub>	003731 <sub>H</sub>	003831 <sub>H</sub>				XXXXXXXXX <sub>B</sub>
003A32 <sub>H</sub>	003B32 <sub>H</sub>	003732 <sub>H</sub>	003832 <sub>H</sub>				XXXXXX--- <sub>B</sub>
003A33 <sub>H</sub>	003B33 <sub>H</sub>	003733 <sub>H</sub>	003833 <sub>H</sub>				XXXXXXXXX <sub>B</sub>
003A34 <sub>H</sub>	003B34 <sub>H</sub>	003734 <sub>H</sub>	003834 <sub>H</sub>	ID register 5	IDR5	R/W	XXXXXXXXX <sub>B</sub>
003A35 <sub>H</sub>	003B35 <sub>H</sub>	003735 <sub>H</sub>	003835 <sub>H</sub>				XXXXXXXXX <sub>B</sub>
003A36 <sub>H</sub>	003B36 <sub>H</sub>	003736 <sub>H</sub>	003836 <sub>H</sub>				XXXXXX--- <sub>B</sub>
003A37 <sub>H</sub>	003B37 <sub>H</sub>	003737 <sub>H</sub>	003837 <sub>H</sub>				XXXXXXXXX <sub>B</sub>
003A38 <sub>H</sub>	003B38 <sub>H</sub>	003738 <sub>H</sub>	003838 <sub>H</sub>	ID register 6	IDR6	R/W	XXXXXXXXX <sub>B</sub>
003A39 <sub>H</sub>	003B39 <sub>H</sub>	003739 <sub>H</sub>	003839 <sub>H</sub>				XXXXXXXXX <sub>B</sub>
003A3A <sub>H</sub>	003B3A <sub>H</sub>	00373A <sub>H</sub>	00383A <sub>H</sub>				XXXXXX--- <sub>B</sub>
003A3B <sub>H</sub>	003B3B <sub>H</sub>	00373B <sub>H</sub>	00383B <sub>H</sub>				XXXXXXXXX <sub>B</sub>
003A3C <sub>H</sub>	003B3C <sub>H</sub>	00373C <sub>H</sub>	00383C <sub>H</sub>	ID register 7	IDR7	R/W	XXXXXXXXX <sub>B</sub>
003A3D <sub>H</sub>	003B3D <sub>H</sub>	00373D <sub>H</sub>	00383D <sub>H</sub>				XXXXXXXXX <sub>B</sub>
003A3E <sub>H</sub>	003B3E <sub>H</sub>	00373E <sub>H</sub>	00383E <sub>H</sub>				XXXXXX--- <sub>B</sub>
003A3F <sub>H</sub>	003B3F <sub>H</sub>	00373F <sub>H</sub>	00383F <sub>H</sub>				XXXXXXXXX <sub>B</sub>

(Continued)

# MB90920 Series

(Continued)

Address				Register	Abbreviation	Access	Initial Value
CAN0	CAN1	CAN2	CAN3				
003A40 <sub>H</sub>	003B40 <sub>H</sub>	003740 <sub>H</sub>	003840 <sub>H</sub>	ID register 8	IDR8	R/W	XXXXXXXXX <sub>B</sub>
003A41 <sub>H</sub>	003B41 <sub>H</sub>	003741 <sub>H</sub>	003841 <sub>H</sub>				XXXXXXXXX <sub>B</sub>
003A42 <sub>H</sub>	003B42 <sub>H</sub>	003742 <sub>H</sub>	003842 <sub>H</sub>				XXXXXX---B
003A43 <sub>H</sub>	003B43 <sub>H</sub>	003743 <sub>H</sub>	003843 <sub>H</sub>				XXXXXXXXX <sub>B</sub>
003A44 <sub>H</sub>	003B44 <sub>H</sub>	003744 <sub>H</sub>	003844 <sub>H</sub>	ID register 9	IDR9	R/W	XXXXXXXXX <sub>B</sub>
003A45 <sub>H</sub>	003B45 <sub>H</sub>	003745 <sub>H</sub>	003845 <sub>H</sub>				XXXXXXXXX <sub>B</sub>
003A46 <sub>H</sub>	003B46 <sub>H</sub>	003746 <sub>H</sub>	003846 <sub>H</sub>				XXXXXX---B
003A47 <sub>H</sub>	003B47 <sub>H</sub>	003747 <sub>H</sub>	003847 <sub>H</sub>				XXXXXXXXX <sub>B</sub>
003A48 <sub>H</sub>	003B48 <sub>H</sub>	003748 <sub>H</sub>	003848 <sub>H</sub>	ID register 10	IDR10	R/W	XXXXXXXXX <sub>B</sub>
003A49 <sub>H</sub>	003B49 <sub>H</sub>	003749 <sub>H</sub>	003849 <sub>H</sub>				XXXXXXXXX <sub>B</sub>
003A4A <sub>H</sub>	003B4A <sub>H</sub>	00374A <sub>H</sub>	00384A <sub>H</sub>				XXXXXX---B
003A4B <sub>H</sub>	003B4B <sub>H</sub>	00374B <sub>H</sub>	00384B <sub>H</sub>				XXXXXXXXX <sub>B</sub>
003A4C <sub>H</sub>	003B4C <sub>H</sub>	00374C <sub>H</sub>	00384C <sub>H</sub>	ID register 11	IDR11	R/W	XXXXXXXXX <sub>B</sub>
003A4D <sub>H</sub>	003B4D <sub>H</sub>	00374D <sub>H</sub>	00384D <sub>H</sub>				XXXXXXXXX <sub>B</sub>
003A4E <sub>H</sub>	003B4E <sub>H</sub>	00374E <sub>H</sub>	00384E <sub>H</sub>				XXXXXX---B
003A4F <sub>H</sub>	003B4F <sub>H</sub>	00374F <sub>H</sub>	00384F <sub>H</sub>				XXXXXXXXX <sub>B</sub>
003A50 <sub>H</sub>	003B50 <sub>H</sub>	003750 <sub>H</sub>	003850 <sub>H</sub>	ID register 12	IDR12	R/W	XXXXXXXXX <sub>B</sub>
003A51 <sub>H</sub>	003B51 <sub>H</sub>	003751 <sub>H</sub>	003851 <sub>H</sub>				XXXXXXXXX <sub>B</sub>
003A52 <sub>H</sub>	003B52 <sub>H</sub>	003752 <sub>H</sub>	003852 <sub>H</sub>				XXXXXX---B
003A53 <sub>H</sub>	003B53 <sub>H</sub>	003753 <sub>H</sub>	003853 <sub>H</sub>				XXXXXXXXX <sub>B</sub>
003A54 <sub>H</sub>	003B54 <sub>H</sub>	003754 <sub>H</sub>	003854 <sub>H</sub>	ID register 13	IDR13	R/W	XXXXXXXXX <sub>B</sub>
003A55 <sub>H</sub>	003B55 <sub>H</sub>	003755 <sub>H</sub>	003855 <sub>H</sub>				XXXXXXXXX <sub>B</sub>
003A56 <sub>H</sub>	003B56 <sub>H</sub>	003756 <sub>H</sub>	003856 <sub>H</sub>				XXXXXX---B
003A57 <sub>H</sub>	003B57 <sub>H</sub>	003757 <sub>H</sub>	003857 <sub>H</sub>				XXXXXXXXX <sub>B</sub>
003A58 <sub>H</sub>	003B58 <sub>H</sub>	003758 <sub>H</sub>	003858 <sub>H</sub>	ID register 14	IDR14	R/W	XXXXXXXXX <sub>B</sub>
003A59 <sub>H</sub>	003B59 <sub>H</sub>	003759 <sub>H</sub>	003859 <sub>H</sub>				XXXXXXXXX <sub>B</sub>
003A5A <sub>H</sub>	003B5A <sub>H</sub>	00375A <sub>H</sub>	00385A <sub>H</sub>				XXXXXX---B
003A5B <sub>H</sub>	003B5B <sub>H</sub>	00375B <sub>H</sub>	00385B <sub>H</sub>				XXXXXXXXX <sub>B</sub>
003A5C <sub>H</sub>	003B5C <sub>H</sub>	00375C <sub>H</sub>	00385C <sub>H</sub>	ID register 15	IDR15	R/W	XXXXXXXXX <sub>B</sub>
003A5D <sub>H</sub>	003B5D <sub>H</sub>	00375D <sub>H</sub>	00385D <sub>H</sub>				XXXXXXXXX <sub>B</sub>
003A5E <sub>H</sub>	003B5E <sub>H</sub>	00375E <sub>H</sub>	00385E <sub>H</sub>				XXXXXX---B
003A5F <sub>H</sub>	003B5F <sub>H</sub>	00375F <sub>H</sub>	00385F <sub>H</sub>				XXXXXXXXX <sub>B</sub>

## ■ ELECTRICAL CHARACTERISTICS

### 1. Absolute Maximum Ratings

Parameter	Symbol	Rating		Unit	Remarks
		Min	Max		
Power supply voltage <sup>*1</sup>	V <sub>CC</sub>	V <sub>SS</sub> – 0.3	V <sub>SS</sub> + 6.0	V	
	AV <sub>CC</sub>	V <sub>SS</sub> – 0.3	V <sub>SS</sub> + 6.0	V	AV <sub>CC</sub> = V <sub>CC</sub> <sup>*2</sup>
	AVRH	V <sub>SS</sub> – 0.3	V <sub>SS</sub> + 6.0	V	AV <sub>CC</sub> ≥ AVRH <sup>*2</sup>
	DV <sub>CC</sub>	V <sub>SS</sub> – 0.3	V <sub>SS</sub> + 6.0	V	DV <sub>CC</sub> = V <sub>CC</sub> <sup>*2</sup>
Input voltage <sup>*1</sup>	V <sub>I</sub>	V <sub>SS</sub> – 0.3	V <sub>CC</sub> + 0.3	V	<sup>*3</sup>
Output voltage <sup>*1</sup>	V <sub>O</sub>	V <sub>SS</sub> – 0.3	V <sub>CC</sub> + 0.3	V	
Maximum clamp current	I <sub>CLAMP</sub>	– 4	+ 4	mA	<sup>*7</sup>
Total maximum clamp current	Σ  I <sub>CLAMP</sub>	—	40	mA	<sup>*7</sup>
“L” level maximum output current <sup>*4</sup>	I <sub>OL1</sub>	—	15	mA	Except P70 to P77 and P80 to P87
	I <sub>OL2</sub>	—	40	mA	P70 to P77 and P80 to P87
“L” level average output current <sup>*5</sup>	I <sub>OLAV1</sub>	—	4	mA	Except P70 to P77 and P80 to P87
	I <sub>OLAV2</sub>	—	30	mA	P70 to P77 and P80 to P87
“L” level maximum total output current	ΣI <sub>OL1</sub>	—	100	mA	Except P70 to P77 and P80 to P87
	ΣI <sub>OL2</sub>	—	330	mA	P70 to P77 and P80 to P87
“L” level average total output current	ΣI <sub>OLAV1</sub>	—	50	mA	Except P70 to P77 and P80 to P87
	ΣI <sub>OLAV2</sub>	—	250	mA	P70 to P77 and P80 to P87
“H” level maximum output current	I <sub>OH1</sub> <sup>*4</sup>	—	–15	mA	Except P70 to P77 and P80 to P87
	I <sub>OH2</sub> <sup>*4</sup>	—	–40	mA	P70 to P77 and P80 to P87
“H” level average output current	I <sub>OHAV1</sub> <sup>*5</sup>	—	–4	mA	Except P70 to P77 and P80 to P87
	I <sub>OHAV2</sub> <sup>*5</sup>	—	–30	mA	P70 to P77 and P80 to P87
“H” level maximum total output current	ΣI <sub>OH1</sub>	—	–100	mA	Except P70 to P77 and P80 to P87
	ΣI <sub>OH2</sub>	—	–330	mA	P70 to P77 and P80 to P87
“H” level average total output current	ΣI <sub>OHAV1</sub> <sup>*6</sup>	—	–50	mA	Except P70 to P77 and P80 to P87
	ΣI <sub>OHAV2</sub> <sup>*6</sup>	—	–250	mA	P70 to P77 and P80 to P87
Power consumption	P <sub>D</sub>	—	625	mW	
Operating temperature	T <sub>A</sub>	– 40	+ 105	°C	
Storage temperature	T <sub>STG</sub>	– 55	+ 150	°C	

\*1 : The parameter is based on V<sub>SS</sub> = AV<sub>SS</sub> = DV<sub>SS</sub> = 0.0 V.

\*2 : AV<sub>CC</sub>, AVRH must not exceed V<sub>CC</sub>, and AVRH must not exceed AV<sub>CC</sub>.

When using an evaluation product, DV<sub>CC</sub> must not exceed V<sub>CC</sub> (however, DV<sub>CC</sub> can be set to a higher voltage than V<sub>CC</sub> when using a Flash memory product).

\*3 : If the input current or the maximum input current is limited using external components, I<sub>CLAMP</sub> is the applicable rating instead of V<sub>I</sub>.

\*4 : Maximum output current is defined as the peak value of current through any one of the corresponding pins.

(Continued)


## 2. Recommended Operating Conditions

(V<sub>SS</sub> = DV<sub>SS</sub> = AV<sub>SS</sub> = 0.0 V)

Parameter	Symbol	Value		Unit	Remarks
		Min	Max		
Power supply voltage	V <sub>CC</sub>	4.0	5.5	V	The low voltage detection reset operates when the power supply voltage reaches 4.2 V ± 0.2 V.
	AV <sub>CC</sub> DV <sub>CC</sub>	4.4	5.5	V	Maintain stop operation status The low voltage detection reset operates when the power supply voltage reaches 4.2 V ± 0.2 V.
Smoothing capacitor*	C <sub>S</sub>	0.1	1.0	μF	Use a ceramic capacitor or other capacitor of equivalent frequency characteristics. Use a capacitor with a capacitance greater than this capacitor as the bypass capacitor for the V <sub>CC</sub> pin.
Operating temperature	T <sub>A</sub>	- 40	+ 105	°C	

\* : Refer to the following diagram for details on the connection of the smoothing capacitor C<sub>S</sub>.

- C pin connection diagram



**WARNING:** The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.

## 4. AC Characteristics


## (1) Clock timing

(V<sub>CC</sub> = 5.0 V ±10%, V<sub>SS</sub> = DV<sub>SS</sub> = AV<sub>SS</sub> = 0.0 V, T<sub>A</sub> = -40 °C to +105 °C)


Parameter	Symbol	Pin name	Condi-tions	Value			Unit	Remarks	
				Min	Typ	Max			
Clock frequency	F <sub>C</sub>	X0, X1	—	3	—	16	MHz	1/2 (PLL stopped) When using the oscillator circuit	
				3	—	32	MHz	1/2 (PLL stopped) When using an external clock	
				4	—	32	MHz	PLL multiplied by 1	
				3	—	16	MHz	PLL multiplied by 2	
				3	—	10.7	MHz	PLL multiplied by 3	
				3	—	8	MHz	PLL multiplied by 4	
				3	—	5.33	MHz	PLL multiplied by 6	
				3	—	4	MHz	PLL multiplied by 8	
	F <sub>LC</sub>	X0A, X1A		—	32.768	—	kHz		
Clock cycle time	t <sub>CYCL</sub>	X0, X1		62.5	—	333	ns	When using an oscillator	
				31.25	—	333	ns	External clock input	
	t <sub>LCYCL</sub>	X0A, X1A		—	30.5	—	μs		
	P <sub>WH</sub> , P <sub>WL</sub>	X0		5	—	—	ns	Use duty ratio of 50% ± 3% as a guideline	
	P <sub>WLH</sub> , P <sub>WLL</sub>	X0A		—	15.2	—	μs		
Input clock rise and fall time	t <sub>cr</sub> , t <sub>cf</sub>	X0	—	—	—	5	ns	When using an external clock signal	
Internal operating clock frequency	F <sub>CP</sub>	—		1.5	—	32	MHz	Using main clock (PLL clock)	
	F <sub>LCP</sub>	—		—	8.192	—	kHz	Using sub clock	
Internal operating clock cycle time	t <sub>CP</sub>	—		31.25	—	666	ns	Using main clock (PLL clock)	
	t <sub>LCP</sub>	—		—	122.1	—	μs	Using sub clock	

# MB90920 Series

- X0, X1 clock timing




- X0A, X1A clock timing




- **Guaranteed PLL Operation Range**

Internal operating clock frequency vs. Power supply voltage



# MB90920 Series

(Continued)



\*1 : When the PLL multiplier is  $\times 1$ ,  $\times 2$ ,  $\times 3$  or  $\times 4$  and the internal clock is  $20 \text{ MHz} < f_{CP} \leq 32 \text{ MHz}$ , set DIV2 bit = “1”\*<sup>4</sup>, CS2 bit = “1” in the PSCCR register.

[Example] When using a base oscillator frequency of 24 MHz at PLL  $\times 1$  :

CKSCR register : CS1 bit = “0”, CS0 bit = “0”

PSCCR register : DIV2 bit = “1”\*<sup>4</sup>, CS2 bit = “1”

[Example] When using a base oscillator frequency of 6 MHz at PLL  $\times 3$  :

CKSCR register : CS1 bit = “1”, CS0 bit = “0”

PSCCR register : DIV2 bit = “1”\*<sup>4</sup>, CS2 bit = “1”

\*2 : When the PLL multiplier is  $\times 2$  or  $\times 4$  and the internal clock is  $20 \text{ MHz} < f_{CP} \leq 32 \text{ MHz}$ , the following settings are also supported.

PLL  $\times 2$  : CKSCR register : CS1 bit = “0”, CS0 bit = “0”

PSCCR register : DIV2 bit = “0”\*<sup>4</sup>, CS2 bit = “0”

PLL  $\times 4$  : CKSCR register : CS1 bit = “0”, CS0 bit = “1”

PSCCR register : DIV2 bit = “0”\*<sup>4</sup>, CS2 bit = “0”

\*3 : When the PLL multiplier is set to  $\times 6$  or  $\times 8$  set “DIV2 bit = “0”\*<sup>4</sup> CS2 bit = “1” and “PLL2 bit = 1” in the PSCCR register.

[Example] When using a base oscillator frequency of 4 MHz at PLL  $\times 6$  :

CKSCR register : CS1 bit = “1”, CS0 bit = “0”

PLLOS register : DIV2 bit = “0”\*<sup>4</sup>, CS2 bit = “1”

[Example] When using a base oscillator frequency of 3 MHz at PLL  $\times 8$  :

CKSCR register : CS1 bit = “1”, CS0 bit = “1”

PLLOS register : DIV2 bit = “0”\*<sup>4</sup>, CS2 bit = “1”

\*4 : The DIV2 bit is assigned to bit 9 of the PSCCR register and the CS2 bit is assigned to bit 8 of the PSCCR register. Both bits have a default value of “0”.


# MB90920 Series

- Bit setting: ESCR0/1/2/3:SCES=1, ECCR0/1/2/3:SCDE=1

( $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0.0 \text{ V}$ ,  $T_A = -40 \text{ }^{\circ}\text{C}$  to  $+105 \text{ }^{\circ}\text{C}$ )

Parameter	Symbol	Pin name	Conditions	Value		Unit
				Min	Max	
Serial clock cycle time	t <sub>SCYC</sub>	SCK0 to SCK3	Internal shift clock mode output pin $C_L = 80 \text{ pF} + 1 \text{ TTL}$	5 t <sub>CP</sub>	—	ns
SCK ↓ → SOT delay time	t <sub>SLOVI</sub>	SCK0 to SCK3, SOT0 to SOT3		– 50	+ 50	ns
Valid SIN → SCK ↓	t <sub>IVSHI</sub>	SCK0 to SCK3, SIN0 to SIN3		t <sub>CP</sub> + 80	—	ns
SCK ↑ → valid SIN hold time	t <sub>SHIXI</sub>	SIN0 to SIN3		0	—	ns
SOT → SCK ↑ delay time	t <sub>SOVHI</sub>	SCK0 to SCK3, SOT0 to SOT3		3 t <sub>CP</sub> – 70	—	ns

Notes : • Depending on the machine clock frequency to be used, the maximum baud rate may be limited by some parameters. These parameters are shown in "MB90920 series hardware manual".  
•  $C_L$  is the load capacitance connected to the pin during testing.  
• t<sub>CP</sub> is the internal operating clock cycle time. Refer to "(1) Clock timing".




## (5) Timer input timing

( $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0.0 \text{ V}$ ,  $T_A = -40 \text{ }^{\circ}\text{C}$  to  $+105 \text{ }^{\circ}\text{C}$ )

Parameter	Symbol	Pin name	Conditions	Value		Unit
				Min	Max	
Input pulse width	$t_{TIWH}$ $t_{TIWL}$	TIN0, TIN1, IN0 to IN3	—	4 $t_{CP}$	—	ns

Note :  $t_{CP}$  is the internal operating clock cycle time. Refer to “(1) Clock timing”.


- Timer input timing



- Notes on the external impedance and sampling time of analog inputs

A/D converter with sample and hold circuit. If the external impedance is too high to keep sufficient sampling time, the analog voltage charged to the internal sample and hold capacitor is insufficient, adversely affecting A/D conversion precision. Therefore, to satisfy the A/D conversion precision standard, consider the relationship between the external impedance and minimum sampling time and either adjust the register value and operating frequency or decrease the external impedance so that the sampling time is longer than the minimum value. If the sampling time is still not sufficient, connect a capacitor of about 0.1  $\mu$ F to the analog input pin.


- Analog input equivalent circuit



Note : The values are reference values.

# MB90920 Series

(Continued)




# MB90920 Series

## ■ ORDERING INFORMATION

Part number	Package	Remarks
MB90F922NCPMC		
MB90F922NCSPMC		
MB90922NCSPMC		
MB90F923NCPMC	120-pin plastic LQFP (FPT-120P-M21)	
MB90F923NCSPMC		
MB90F924NCPMC		
MB90F924NCSPMC		
MB90V920-101CR	299-pin ceramic PGA (PGA-299C-A01)	
MB90V920-102CR		For evaluation

## ■ PACKAGE DIMENSION

<p>120-pin plastic LQFP (FPT-120P-M21)</p>	Lead pitch Package width × package length Lead shape Sealing method Mounting height Weight Code (Reference)	0.50 mm 16.0 × 16.0 mm Gullwing Plastic mold 1.70 mm MAX 0.88 g P-LFQFP120-16×16-0.50
--	---	---



Please check the latest package dimension at the following URL.  
<http://edevice.fujitsu.com/package/en-search/>

# MB90920 Series

## ■ MAJOR CHANGES IN THIS EDITION

Page	Section	Change Results
12	■ I/O CIRCUIT TYPE	Corrected the circuit type B.
20	■ HANDLING DEVICES	Added the following items; <ul style="list-style-type: none"><li>• Serial communication</li><li>• Characteristic difference between flash device and MASK ROM device</li></ul>
31	■ I/O MAP	Corrected "Address: 003970H". Clock supervisor control register → (Disabled)
46	■ ELECTRICAL CHARACTERISTICS 3. DC Characteristics	Added the item for "LCD output impedance".
68	■ ORDERING INFORMATION	Corrected the part numbers; MB90V920-101 → MB90V920-101CR MB90V920-102 → MB90V920-102CR

The vertical lines marked in the left side of the page show the changes.