



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.


Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Obsolete
Core Processor	F ² MC-16LX
Core Size	16-Bit
Speed	32MHz
Connectivity	CANbus, LINbus, UART/USART
Peripherals	LCD, LVD, POR, PWM, WDT
Number of I/O	93
Program Memory Size	256KB (256K x 8)
Program Memory Type	Mask ROM
EEPROM Size	-
RAM Size	10K x 8
Voltage - Supply (Vcc/Vdd)	4V ~ 5.5V
Data Converters	A/D 8x8/10b
Oscillator Type	External
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	120-LQFP
Supplier Device Package	120-LQFP (16x16)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb90922ncspmc-gs-217e1

MB90920 Series

■ PIN ASSIGNMENT






MB90920 Series

Pin no.	Pin name	I/O circuit type*1	Function
33	P96	G	General-purpose I/O port
	V2		LCD controller/driver reference power supply pin
34	V3	—	LCD controller/driver reference power supply pin
48	PC0	J	General-purpose I/O port
	SIN0		UART ch.0 serial data input pin
	INT4		INT4 external interrupt input pin
49	PC1	I	General-purpose I/O port
	SOT0		UART ch.0 serial data output pin
	INT5		INT5 external interrupt input pin
	IN3		Input capture ch.3 trigger input pin
50	PC2	I	General-purpose I/O port
	SCK0		UART ch.0 serial clock I/O pin
	INT6		INT6 external interrupt input pin
	IN2		Input capture ch.2 trigger input pin
51	PC3	J	General-purpose I/O port
	SIN1		UART ch.1 serial data input pin
	INT7		INT7 external interrupt input pin
52	PC4	I	General-purpose I/O port
	SOT1		UART ch.1 serial data output pin
53	PC5	I	General-purpose I/O port
	SCK1		UART ch.1 serial clock I/O pin
	TRG		16-bit PPG ch.0 to ch.5 external trigger input pin
54	PC6	I	General-purpose I/O port
	PPG0		16-bit PPG ch.0 output pin
	TOT1		16-bit reload timer ch.1 TOT output pin
	IN7		Input capture ch.7 trigger input pin
55	PC7	I	General-purpose I/O port
	PPG1		16-bit PPG ch.1 output pin
	TIN1		16-bit reload timer ch.1 TIN input pin
	IN6		Input capture ch.6 trigger input pin
24	PD0	J	General-purpose I/O port
	SIN2		UART ch.2 serial data input pin
25	PD1	I	General-purpose I/O port
	SOT2		UART ch.2 serial data output pin

(Continued)

MB90920 Series

Type	Circuit	Remarks
E		<p>Input-only pin (with pull-down resistance)</p> <ul style="list-style-type: none"> Attached pull-down resistance: approx. 50 kΩ CMOS hysteresis input ($V_{IH}/V_{IL} = 0.8 \text{ Vcc}/0.2 \text{ Vcc}$) <p>Note: The MD2 pin of the evaluation products uses this circuit type.</p>
F		<p>LCD output common general-purpose port</p> <ul style="list-style-type: none"> CMOS output ($I_{OH}/I_{OL} = \pm 4 \text{ mA}$) Hysteresis input ($V_{IH}/V_{IL} = 0.8 \text{ Vcc}/0.2 \text{ Vcc}$) Automotive input ($V_{IH}/V_{IL} = 0.8 \text{ Vcc}/0.5 \text{ Vcc}$)
G		<p>LCDC reference power supply common general-purpose port</p> <ul style="list-style-type: none"> CMOS output ($I_{OH}/I_{OL} = \pm 4 \text{ mA}$) CMOS hysteresis input ($V_{IH}/V_{IL} = 0.8 \text{ Vcc}/0.2 \text{ Vcc}$) Automotive input ($V_{IH}/V_{IL} = 0.8 \text{ Vcc}/0.5 \text{ Vcc}$)

(Continued)





MB90920 Series

Type	Circuit	Remarks
K	<p>Pout Nout Analog output CMOS hysteresis input Standby control signal or analog input enable signal Automotive input Standby control signal or analog input enable signal CMOS input (SIN) Standby control signal or analog input enable signal</p>	A/D converter input common general-purpose port (serial input) <ul style="list-style-type: none"> CMOS output ($I_{OH}/I_{OL} = \pm 4 \text{ mA}$) CMOS hysteresis input ($V_{IH}/V_{IL} = 0.8 \text{ V}_{CC}/0.2 \text{ V}_{CC}$) CMOS input (SIN) ($V_{IH}/V_{IL} = 0.7 \text{ V}_{CC}/0.3 \text{ V}_{CC}$) Automotive input ($V_{IH}/V_{IL} = 0.8 \text{ V}_{CC}/0.5 \text{ V}_{CC}$)
L	<p>Pout High current Nout</p>	High current output port (SMC pin) CMOS output ($I_{OH}/I_{OL} = \pm 30 \text{ mA}$)
M	<p>Pout Nout LCDC output CMOS hysteresis input Standby control signal or LCDC output switching signal Automotive input Standby control signal or LCDC output switching signal CMOS input (SIN) Standby control signal or LCDC output switching signal</p>	LCDC output common general-purpose port (serial input) <ul style="list-style-type: none"> CMOS output ($I_{OH}/I_{OL} = \pm 4 \text{ mA}$) CMOS hysteresis input ($V_{IH}/V_{IL} = 0.8 \text{ V}_{CC}/0.2 \text{ V}_{CC}$) CMOS input (SIN) ($V_{IH}/V_{IL} = 0.7 \text{ V}_{CC}/0.3 \text{ V}_{CC}$) Automotive input ($V_{IH}/V_{IL} = 0.8 \text{ V}_{CC}/0.5 \text{ V}_{CC}$)

(Continued)

MB90920 Series

(Continued)

Type	Circuit	Remarks
N	Evaluation product  Flash memory product 	N-ch open-drain pin $I_{OL} = 4 \text{ mA}$
O		Input-only pin Automotive input $(V_{IH}/V_{IL} = 0.8 V_{cc}/0.5 V_{cc})$
P		LCDC output pin (COM pin)

MB90920 Series

- **Notes on operating in PLL clock mode**

On this microcontroller, if in case the crystal oscillator breaks off or an external reference clock input stops while the PLL clock mode is selected, a self-oscillator circuit contained in the PLL may continue its operation at its self-running frequency. However, FUJITSU SEMICONDUCTOR will not guarantee results of operations if such failure occurs.

- **Crystal oscillator circuit**


Noise around the X0/X1, or X0A/X1A pins may cause this device to operate abnormally. In the interest of stable operation it is strongly recommended that printed circuit artwork places ground bypass capacitors as close as possible to the X0/X1, X0A/X1A and crystal oscillator (or ceramic oscillator) and that oscillator lines do not cross the lines of other circuits.

Please ask each crystal maker to evaluate the oscillational characteristics of the crystal and this device.

- **Power supply pins**

Devices including multiple VCC or VSS pins are designed such that pins that need to be at the same potential are interconnected internally to prevent malfunctions such as latch-up. To reduce unnecessary radiation, prevent malfunctioning of the strobe signal due to the rise of ground level, and observe the standard for total output current, be sure to connect the VCC and VSS pins to the power supply and ground externally.

Always connect all of the VCC pins to the same potential and all of the VSS pins to ground as shown in the following diagram. The device will not operate correctly if multiple VCC or VSS pins are connected to different voltages, even if those voltages are within the guaranteed operating ranges.



Power supply input pins (Vcc/Vss)

In addition, care must be given to connecting the VCC and VSS pins of this device to the current supply source with as low impedance as possible. It is recommended that a 1.0 μ F bypass capacitor be connected between the VCC and VSS pins as close to the pins as possible.

- **Sequence for connecting the A/D converter power supply and analog inputs**

The A/D converter power supply (AV_{cc}, AVR_H) and analog inputs (AN0 to AN7) must be applied after the digital power supply (V_{cc}) is switched on. When turning the power off, the A/D converter power supply and analog inputs must be disconnected before the digital power supply is switched off (V_{cc}). Ensure that AVR_H does not exceed AV_{cc} during either power-on or power-off. Even when pins which double as analog input pins are used as input ports, be sure that the input voltage does not exceed AV_{cc} (turning on/off the analog and digital power supplies simultaneously is acceptable).

■ I/O MAP

Address	Register name	Symbol	Read/write	Resource name	Initial value
000000H	Port 0 data register	PDR0	R/W	Port 0	XXXXXXXXB
000001H	Port 1 data register	PDR1	R/W	Port 1	XXXXXXXXB
000002H	Port 2 data register	PDR2	R/W	Port 2	XXXXXXXXB
000003H	Port 3 data register	PDR3	R/W	Port 3	XXXXXXXXB
000004H	Port 4 data register	PDR4	R/W	Port 4	XXXXXXXXB
000005H	Port 5 data register	PDR5	R/W	Port 5	XXXXXXXXB
000006H	Port 6 data register	PDR6	R/W	Port 6	XXXXXXXXB
000007H	Port 7 data register	PDR7	R/W	Port 7	XXXXXXXXB
000008H	Port 8 data register	PDR8	R/W	Port 8	XXXXXXXXB
000009H	Port 9 data register	PDR9	R/W	Port 9	XXXXXXXXB
00000AH, 00000BH			(Disabled)		
00000CH	Port C data register	PDRC	R/W	Port C	XXXXXXXXB
00000DH	Port D data register	PDRD	R/W	Port D	XXXXXXXXB
00000EH	Port E data register	PDRE	R/W	Port E	XXXXXXXXB
00000FH			(Disabled)		
000010H	Port 0 direction register	DDR0	R/W	Port 0	00000000B
000011H	Port 1 direction register	DDR1	R/W	Port 1	XX000000B
000012H	Port 2 direction register	DDR2	R/W	Port 2	000000XXB
000013H	Port 3 direction register	DDR3	R/W	Port 3	00000000B
000014H	Port 4 direction register	DDR4	R/W	Port 4	00000000B
000015H	Port 5 direction register	DDR5	R/W	Port 5	00000000B
000016H	Port 6 direction register	DDR6	R/W	Port 6	00000000B
000017H	Port 7 direction register	DDR7	R/W	Port 7	00000000B
000018H	Port 8 direction register	DDR8	R/W	Port 8	00000000B
000019H	Port 9 direction register	DDR9	R/W	Port 9	X0000000B
00001AH	Analog input enable	ADER6	R/W	Port 6, A/D	11111111B
00001BH			(Disabled)		
00001CH	Port C direction register	DDRC	R/W	Port C	00000000B
00001DH	Port D direction register	DDRD	R/W	Port D	X0000000B
00001EH	Port E direction register	DDRE	R/W	Port E	XXXXXX00B
00001FH			(Disabled)		
000020H	Lower A/D control status register	ADCS0	R/W	A/D converter	000XXXX0B
000021H	Higher A/D control status register	ADCS1	R/W		0000000X _B
000022H	Lower A/D control status register	ADCR0	R		00000000B
000023H	Higher A/D data register	ADCR1	R		XXXXXX00B

(Continued)

MB90920 Series

Address	Register name	Symbol	Read/write	Resource name	Initial value
003700 _H to 0037FF _H	Area reserved for CAN Controller 2. Refer to "CAN CONTROLLERS"				
003800 _H to 0038FF _H	Area reserved for CAN Controller 3. Refer to "CAN CONTROLLERS"				
003900 _H to 00391F _H	(Disabled)				
003920 _H	PPG0 down counter register	PDCR0	R	16-bit PPG0	11111111 _B
003921 _H					11111111 _B
003922 _H					11111111 _B
003923 _H					11111111 _B
003924 _H		PCSR0	W	16-bit PPG0	00000000 _B
003925 _H					00000000 _B
003926 _H	PPG0 output division setting register	PDDUT0	W		11111100 _B
003927 _H	(Disabled)				
003928 _H	PPG1 down counter register	PDCR1	16-bit PPG1	11111111 _B	
003929 _H				11111111 _B	
00392A _H		PCSR1		11111111 _B	
00392B _H				11111111 _B	
00392C _H				00000000 _B	
00392D _H	PPG1 duty setting register	PDDUT1		W	00000000 _B
00392E _H	PPG1 output division setting register	PDDDIV1		R/W, R	11111100 _B
00392F _H	(Disabled)				
003930 _H	PPG2 down counter register	PDCR2	16-bit PPG2	11111111 _B	
003931 _H				11111111 _B	
003932 _H		PCSR2		11111111 _B	
003933 _H				11111111 _B	
003934 _H				00000000 _B	
003935 _H	PPG2 duty setting register	PDDUT2		W	00000000 _B
003936 _H	PPG2 output division setting register	PDDDIV2		R/W, R	11111100 _B
003937 _H to 00393F _H	(Disabled)				
003940 _H	Input capture register 4	IPCP4	R	Input capture 4/5	XXXXXXXXX _B
003941 _H					XXXXXXXXX _B
003942 _H		IPCP5	R		XXXXXXXXX _B
003943 _H	Input capture register 5				XXXXXXXXX _B

(Continued)

MB90920 Series

Address	Register name	Symbol	Read/write	Resource name	Initial value	
003970 _H to 003973 _H			(Disabled)			
003974 _H	Frequency data register 1	SGFR1	R/W	Sound generator 1	XXXXXXXX _B	
003975 _H	Amplitude data register 1	SGAR1	R/W		00000000 _B	
003976 _H	Decrement grade register 1	SGDR1	R/W		XXXXXXXX _B	
003977 _H	Tone count register 1	SGTR1	R/W		XXXXXXXX _B	
003978 _H to 00397F _H			(Disabled)			
003980 _H	PWM1 compare register 0	PWC10	R/W	Stepping motor controller 0	XXXXXXXX _B	
003981 _H					XXXXXXXX _B	
003982 _H	PWM2 compare register 0	PWC20	R/W		XXXXXXXX _B	
003983 _H					XXXXXXXX _B	
003984 _H	PWM1 select register 0	PWS10	R/W		00000000 _B	
003985 _H	PWM2 select register 0	PWS20	R/W		X0000000 _B	
003986 _H , 003987 _H			(Disabled)			
003988 _H	PWM1 compare register 1	PWC11	R/W	Stepping motor controller 1	XXXXXXXX _B	
003989 _H					XXXXXXXX _B	
00398A _H	PWM2 compare register 1	PWC21	R/W		XXXXXXXX _B	
00398B _H					XXXXXXXX _B	
00398C _H	PWM1 select register 1	PWS11	R/W		00000000 _B	
00398D _H	PWM2 select register 1	PWS21	R/W		X0000000 _B	
00398E _H , 00398F _H			(Disabled)			
003990 _H	PWM1 compare register 2	PWC12	R/W	Stepping motor controller 2	XXXXXXXX _B	
003991 _H					XXXXXXXX _B	
003992 _H	PWM2 compare register 2	PWC22	R/W		XXXXXXXX _B	
003993 _H					XXXXXXXX _B	
003994 _H	PWM1 select register 2	PWS12	R/W		00000000 _B	
003995 _H	PWM2 select register 2	PWS22	R/W		X0000000 _B	
003996 _H , 003997 _H			(Disabled)			

(Continued)

MB90920 Series

(Continued)

Address	Register name	Symbol	Read/write	Resource name	Initial value		
003998 _H	PWM1 compare register 3 PWM2 compare register 3	PWC13 PWC23	R/W	Stepping motor controller 3	XXXXXXXX _B		
003999 _H					XXXXXXXX _B		
00399A _H					XXXXXXXX _B		
00399B _H					XXXXXXXX _B		
00399C _H	PWM1 select register 3	PWS13	R/W		00000000 _B		
00399D _H	PWM2 select register 3	PWS23	R/W		X0000000 _B		
00399E _H to 0039A5 _H	(Disabled)						
0039A6 _H	Flash write control register 0	FWR0	R/W	Flash I/F	00000000 _B		
0039A7 _H	Flash write control register 1	FWR1			00000000 _B		
0039A8 _H to 0039BF _H	(Disabled)						
0039C0 _H to 0039DF _H	Area reserved for CAN Controller 2. Refer to "CAN CONTROLLERS"						
0039E0 _H to 0039FF _H	Area reserved for CAN Controller 3. Refer to "CAN CONTROLLERS"						
003A00 _H to 003AFF _H	Area reserved for CAN Controller 0. Refer to "CAN CONTROLLERS"						
003B00 _H to 003BFF _H	Area reserved for CAN Controller 1. Refer to "CAN CONTROLLERS"						
003C00 _H to 003CFF _H	Area reserved for CAN Controller 0. Refer to "CAN CONTROLLERS"						
003D00 _H to 003DFF _H	Area reserved for CAN Controller 1. Refer to "CAN CONTROLLERS"						
003E00 _H to 003EFF _H	Area reserved for CAN Controller 2. Refer to "CAN CONTROLLERS"						
003F00 _H to 003FFF _H	Area reserved for CAN Controller 3. Refer to "CAN CONTROLLERS"						

■ CAN CONTROLLERS

The CAN controller has the following features :

- Conforms to CAN Specification Version 2.0 Part A and B
 - Supports transmission/reception in standard frame and extended frame formats
- Supports transmission of data frames by receiving remote frames
- 16 transmission/reception message buffers
 - 29-bit ID and 8-byte data
 - Multi-level message buffer configuration
- Provides full-bit comparison, full-bit mask, acceptance register 0/acceptance register 1 for each message buffer as ID acceptance mask
 - 2 acceptance mask registers in either standard frame format or extended frame formats
- Bit rate programmable from 10 kbps to 2 Mbps (when input clock is at 16 MHz)

List of Control Registers(1)

Address				Register	Abbreviation	Access	Initial Value
CAN0	CAN1	CAN2	CAN3				
003C00H	003D00H	003E00H	003F00H	Control status register	CSR	R/W, R	00---000B 0---0-1B
003C01H	003D01H	003E01H	003F01H				
003C02H	003D02H	003E02H	003F02H	Last event indicator register	LEIR	R/W	-----B 000-0000B
003C03H	003D03H	003E03H	003F03H				
003C04H	003D04H	003E04H	003F04H	RX/TX error counter	RTEC	R	00000000B 00000000B
003C05H	003D05H	003E05H	003F05H				
003C06H	003D06H	003E06H	003F06H	Bit timing register	BTR	R/W	-1111111B 11111111B
003C07H	003D07H	003E07H	003F07H				

MB90920 Series

List of Message Buffers (DLC Registers)

Address				Register	Abbreviation	Access	Initial Value
CAN0	CAN1	CAN2	CAN3				
003A60 _H	003B60 _H	003760 _H	003860 _H	DLC register 0	DLCR0	R/W	----XXXX _B
003A61 _H	003B61 _H	003761 _H	003861 _H				
003A62 _H	003B62 _H	003762 _H	003862 _H	DLC register 1	DLCR1	R/W	----XXXX _B
003A63 _H	003B63 _H	003763 _H	003863 _H				
003A64 _H	003B64 _H	003764 _H	003864 _H	DLC register 2	DLCR2	R/W	----XXXX _B
003A65 _H	003B65 _H	003765 _H	003865 _H				
003A66 _H	003B66 _H	003766 _H	003866 _H	DLC register 3	DLCR3	R/W	----XXXX _B
003A67 _H	003B67 _H	003767 _H	003867 _H				
003A68 _H	003B68 _H	003768 _H	003868 _H	DLC register 4	DLCR4	R/W	----XXXX _B
003A69 _H	003B69 _H	003769 _H	003869 _H				
003A6A _H	003B6A _H	00376A _H	00386A _H	DLC register 5	DLCR5	R/W	----XXXX _B
003A6B _H	003B6B _H	00376B _H	00386B _H				
003A6C _H	003B6C _H	00376C _H	00386C _H	DLC register 6	DLCR6	R/W	----XXXX _B
003A6D _H	003B6D _H	00376D _H	00386D _H				
003A6E _H	003B6E _H	00376E _H	00386E _H	DLC register 7	DLCR7	R/W	----XXXX _B
003A6F _H	003B6F _H	00376F _H	00386F _H				
003A70 _H	003B70 _H	003770 _H	003870 _H	DLC register 8	DLCR8	R/W	----XXXX _B
003A71 _H	003B71 _H	003771 _H	003871 _H				
003A72 _H	003B72 _H	003772 _H	003872 _H	DLC register 9	DLCR9	R/W	----XXXX _B
003A73 _H	003B73 _H	003773 _H	003873 _H				
003A74 _H	003B74 _H	003774 _H	003874 _H	DLC register 10	DLCR10	R/W	----XXXX _B
003A75 _H	003B75 _H	003775 _H	003875 _H				
003A76 _H	003B76 _H	003776 _H	003876 _H	DLC register 11	DLCR11	R/W	----XXXX _B
003A77 _H	003B77 _H	003777 _H	003877 _H				
003A78 _H	003B78 _H	003778 _H	003878 _H	DLC register 12	DLCR12	R/W	----XXXX _B
003A79 _H	003B79 _H	003779 _H	003879 _H				
003A7A _H	003B7A _H	00377A _H	00387A _H	DLC register 13	DLCR13	R/W	----XXXX _B
003A7B _H	003B7B _H	00377B _H	00387B _H				
003A7C _H	003B7C _H	00377C _H	00387C _H	DLC register 14	DLCR14	R/W	----XXXX _B
003A7D _H	003B7D _H	00377D _H	00387D _H				
003A7E _H	003B7E _H	00377E _H	00387E _H	DLC register 15	DLCR15	R/W	----XXXX _B
003A7F _H	003B7F _H	00377F _H	00387F _H				


2. Recommended Operating Conditions

(V_{SS} = DV_{SS} = AV_{SS} = 0.0 V)

Parameter	Symbol	Value		Unit	Remarks
		Min	Max		
Power supply voltage	V _{CC}	4.0	5.5	V	The low voltage detection reset operates when the power supply voltage reaches 4.2 V ± 0.2 V.
	AV _{CC} DV _{CC}	4.4	5.5	V	Maintain stop operation status The low voltage detection reset operates when the power supply voltage reaches 4.2 V ± 0.2 V.
Smoothing capacitor*	C _S	0.1	1.0	μF	Use a ceramic capacitor or other capacitor of equivalent frequency characteristics. Use a capacitor with a capacitance greater than this capacitor as the bypass capacitor for the V _{CC} pin.
Operating temperature	T _A	- 40	+ 105	°C	

* : Refer to the following diagram for details on the connection of the smoothing capacitor C_S.

- C pin connection diagram



WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.

(4) UART0/1/2/3 (LIN/SCI)

- Bit setting: ESCR0/1/2/3:SCES=0, ECCR0/1/2/3:SCDE=0

($V_{CC} = 5.0 \text{ V} \pm 10\%$, $V_{SS} = AV_{SS} = 0.0 \text{ V}$, $T_A = -40 \text{ }^{\circ}\text{C}$ to $+105 \text{ }^{\circ}\text{C}$)

Parameter	Symbol	Pin name	Conditions	Value		Unit	
				Min	Max		
Serial clock cycle time	t_{SCYC}	SCK0 to SCK3	Internal shift clock mode output pin $C_L = 80 \text{ pF} + 1 \text{ TTL}$	5 t_{CP}	—	ns	
SCK \downarrow \rightarrow SOT delay time	t_{SLOVI}	SCK0 to SCK3, SOT0 to SOT3		- 50	+ 50	ns	
Valid SIN \rightarrow SCK \uparrow	t_{IVSHI}	SCK0 to SCK3, SIN0 to SIN3		$t_{CP} + 80$	—	ns	
SCK \uparrow \rightarrow valid SIN hold time	t_{SHIXI}			0	—	ns	
Serial clock "L" pulse width	t_{SLSH}	SCK0 to SCK3	External shift clock mode output pin $C_L = 80 \text{ pF} + 1 \text{ TTL}$	$3 t_{CP} - t_R$	—	ns	
Serial clock "H" pulse width	t_{SHSL}			$t_{CP} + 10$	—	ns	
SCK \downarrow \rightarrow SOT delay time	t_{SLOVE}	SCK0 to SCK3, SOT0 to SOT3		—	$2 t_{CP} + 60$	ns	
Valid SIN \rightarrow SCK \uparrow	t_{IVSHE}	SCK0 to SCK3, SIN0 to SIN3		30	—	ns	
SCK \uparrow \rightarrow valid SIN hold time	t_{SHIXE}			$t_{CP} + 30$	—	ns	
SCK \downarrow time	t_F	SCK0 to SCK3		—	10	ns	
SCK \uparrow time	t_R			—	10	ns	

Notes : • Depending on the machine clock frequency to be used, the maximum baud rate may be limited by some parameters. These parameters are shown in "MB90920 series hardware manual".
• C_L is the load capacitance connected to the pin during testing.
• t_{CP} is the internal operating clock cycle time. Refer to "(1) Clock timing".

- Bit setting: ESCR0/1/2/3:SCES=1, ECCR0/1/2/3:SCDE=0

($V_{CC} = 5.0 \text{ V} \pm 10\%$, $V_{SS} = AV_{SS} = 0.0 \text{ V}$, $T_A = -40 \text{ }^\circ\text{C}$ to $+105 \text{ }^\circ\text{C}$)


Parameter	Symbol	Pin name	Conditions	Value		Unit	
				Min	Max		
Serial clock cycle time	t_{SCYC}	SCK0 to SCK3	Internal shift clock mode output pin $C_L = 80 \text{ pF} + 1 \text{ TTL}$	5 t_{CP}	—	ns	
SCK $\uparrow \rightarrow$ SOT delay time	t_{SHOVI}	SCK0 to SCK3, SOT0 to SOT3		- 50	+ 50	ns	
Valid SIN \rightarrow SCK \downarrow	t_{IVSLI}	SCK0 to SCK3, SIN0 to SIN3		$t_{CP} + 80$	—	ns	
SCK $\downarrow \rightarrow$ valid SIN hold time	t_{SLIXI}	SIN0 to SIN3		0	—	ns	
Serial clock "H" pulse width	t_{SHSL}	SCK0 to SCK3	External shift clock mode output pin $C_L = 80 \text{ pF} + 1 \text{ TTL}$	$3 t_{CP} - t_R$	—	ns	
Serial clock "L" pulse width	t_{SLSH}			$t_{CP} + 10$	—	ns	
SCK $\uparrow \rightarrow$ SOT delay time	t_{SHOVE}	SCK0 to SCK3, SOT0 to SOT3		—	$2 t_{CP} + 60$	ns	
Valid SIN \rightarrow SCK \downarrow	t_{IVSLE}	SCK0 to SCK3, SIN0 to SIN3		30	—	ns	
SCK $\downarrow \rightarrow$ valid SIN hold time	t_{SLIXE}	SIN0 to SIN3		$t_{CP} + 30$	—	ns	
SCK \downarrow time	t_F	SCK0 to SCK3		—	10	ns	
SCK \uparrow time	t_R			—	10	ns	

Notes :


- Depending on the machine clock frequency to be used, the maximum baud rate may be limited by some parameters. These parameters are shown in "MB90920 series hardware manual".
- C_L is the load capacitance connected to the pin during testing.
- t_{CP} is the internal operating clock cycle time. Refer to "(1) Clock timing".

MB90920 Series

- Internal shift clock mode




- External shift clock mode



(7) Low voltage detection

($V_{SS} = AV_{SS} = 0.0$ V, $T_A = -40$ °C to +105 °C)


Parameter	Symbol	Pin name	Conditions	Value			Unit	Remarks
				Min	Typ	Max		
Detection voltage	V_{DL}	VCC	—	4.0	4.2	4.4	V	Flash memory product, during voltage drop
				3.7	4.0	4.3	V	Evaluation product, during voltage drop
Hysteresis width	V_{HYS}	VCC	—	190	—	—	mV	Flash memory product, during voltage rise
				0.1	—	—	V	Evaluation product, during voltage rise
Power supply voltage change rate	dV/dt	VCC	—	-0.1	—	+0.1	V/μs	Flash memory product, dV/dt at low voltage reset
				-0.004	—	+0.004	V/μs	Flash memory product, dV/dt at standard value of low voltage detection/release voltage
				-0.1	—	+0.02	V/μs	Evaluation product
Detection delay time	t_d	—	—	—	—	3.2	μs	Flash memory product, when $dV/dt \leq 0.004$ V/μs
				—	—	35	μs	Evaluation product



- Notes on the external impedance and sampling time of analog inputs

A/D converter with sample and hold circuit. If the external impedance is too high to keep sufficient sampling time, the analog voltage charged to the internal sample and hold capacitor is insufficient, adversely affecting A/D conversion precision. Therefore, to satisfy the A/D conversion precision standard, consider the relationship between the external impedance and minimum sampling time and either adjust the register value and operating frequency or decrease the external impedance so that the sampling time is longer than the minimum value. If the sampling time is still not sufficient, connect a capacitor of about 0.1 μ F to the analog input pin.


- Analog input equivalent circuit



Note : The values are reference values.

MB90920 Series

(Continued)



MB90920 Series

■ MAJOR CHANGES IN THIS EDITION

Page	Section	Change Results
12	■ I/O CIRCUIT TYPE	Corrected the circuit type B.
20	■ HANDLING DEVICES	Added the following items; <ul style="list-style-type: none">• Serial communication• Characteristic difference between flash device and MASK ROM device
31	■ I/O MAP	Corrected "Address: 003970H". Clock supervisor control register → (Disabled)
46	■ ELECTRICAL CHARACTERISTICS 3. DC Characteristics	Added the item for "LCD output impedance".
68	■ ORDERING INFORMATION	Corrected the part numbers; MB90V920-101 → MB90V920-101CR MB90V920-102 → MB90V920-102CR

The vertical lines marked in the left side of the page show the changes.