



Welcome to [E-XFL.COM](https://www.e-xfl.com)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|---|
| Product Status | Obsolete |
| Core Processor | F ² MC-16LX |
| Core Size | 16-Bit |
| Speed | 32MHz |
| Connectivity | CANbus, LINbus, UART/USART |
| Peripherals | LCD, LVD, POR, PWM, WDT |
| Number of I/O | 93 |
| Program Memory Size | 256KB (256K x 8) |
| Program Memory Type | Mask ROM |
| EEPROM Size | - |
| RAM Size | 10K x 8 |
| Voltage - Supply (Vcc/Vdd) | 4V ~ 5.5V |
| Data Converters | A/D 8x8/10b |
| Oscillator Type | External |
| Operating Temperature | -40°C ~ 105°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 120-LQFP |
| Supplier Device Package | 120-LQFP (16x16) |
| Purchase URL | https://www.e-xfl.com/product-detail/infineon-technologies/mb90922ncspmc-gs-220e1 |

■ PRODUCT LINEUP

| <div>Part number</div> <div>Parameter</div> | MB90 F922NC | MB90 F922NCS | MB90 F923NC | MB90 F923NCS | MB90 F924NC | MB90 F924NCS | MB90 922NCS | MB90 V920-101 | MB90 V920-102 |
|--|---|-----------------|----------------------------|-----------------|----------------------------|-----------------|------------------------|--------------------|------------------|
| Type | Flash memory product | | | | | | MASK ROM product | Evaluation product | |
| CPU | F ² MC-16LX CPU | | | | | | | | |
| System clock | PLL clock multiplier circuit (× 1, × 2, × 3, × 4, × 8, 1/2 when PLL stopped) Minimum instruction execution time 31.25 ns (with 4 MHz oscillation clock × 8) | | | | | | | | |
| Sub clock pins (X0A, X1A) | Yes | No | Yes | No | Yes | No | No | No | Yes |
| ROM | Flash memory 256 Kbytes | | Flash memory 384 Kbytes | | Flash memory 512 Kbytes | | 256 K bytes | External | |
| RAM | 10 Kbytes | | 16 Kbytes | | 24 Kbytes | | 10 K bytes | 30 Kbytes | |
| I/O port | 91 ports | 93 ports | 91 ports | 93 ports | 91 ports | 93 ports | 93 ports | 93 ports | 91 ports |
| LCD controller | 32 segment × 4 common | | | | | | | | |
| LIN-UART | UART (LIN/SCI) 4 channels | | | | | | | | |
| CAN interface | 4 channels | | | | | | | | |
| 16-bit input capture | 8 channels | | | | | | | | |
| 16-bit reload timer | 4 channels | | | | | | | | |
| 16-bit free-run timer | 1 channel | | | | | | | | |
| Real time watch timer | 1 channel | | | | | | | | |
| 16-bit PPG timer | 6 channels | | | | | | | | |
| External interrupt | 8 channels | | | | | | | | |
| 8/10-bit A/D converter | 8 channels | | | | | | | | |
| Low-voltage/ CPU operating detection reset | Yes | | | | | | No | | |
| Stepping motor controller | 4 channels | | | | | | | | |
| Sound generator | 2 channels | | | | | | | | |
| Flash memory security | Yes | | | | | | — | | |
| Operating voltage | 4.0 V to 5.5 V | | | | | | 4.5 V to 5.5 V | | |
| Package | LQFP-120 | | | | | | PGA-299 | | |

| Pin no. | Pin name | I/O circuit type*1 | Function |
|---------|----------|--------------------|--|
| 7 | P36 | F | General-purpose I/O port |
| | SEG12 | | LCD controller/driver segment output pin |
| 8 | P37 | F | General-purpose I/O port |
| | SEG13 | | LCD controller/driver segment output pin |
| 9 | P40 | F | General-purpose I/O port |
| | SEG14 | | LCD controller/driver segment output pin |
| 10 | P41 | F | General-purpose I/O port |
| | SEG15 | | LCD controller/driver segment output pin |
| 11 | P42 | F | General-purpose I/O port |
| | SEG16 | | LCD controller/driver segment output pin |
| 12 | P43 | F | General-purpose I/O port |
| | SEG17 | | LCD controller/driver segment output pin |
| 18 | P44 | F | General-purpose I/O port |
| | SEG18 | | LCD controller/driver segment output pin |
| 19 | P45 | F | General-purpose I/O port |
| | SEG19 | | LCD controller/driver segment output pin |
| 20 | P46 | F | General-purpose I/O port |
| | SEG20 | | LCD controller/driver segment output pin |
| 21 | P47 | F | General-purpose I/O port |
| | SEG21 | | LCD controller/driver segment output pin |
| 37 | P50 | I | General-purpose I/O port |
| | INT0 | | INT0 external interrupt input pin |
| | ADTG | | A/D converter external trigger input pin |
| 58 | P51 | I | General-purpose I/O port |
| | INT1 | | INT1 external interrupt input pin |
| | RX1 | | CAN interface 1 RX input pin |
| | RX3 | | CAN interface 3 RX input pin |
| 59 | P52 | I | General-purpose I/O port |
| | TX1 | | CAN interface 1 TX output pin |
| | TX3 | | CAN interface 3 TX output pin |
| 60 | P53 | I | General-purpose I/O port |
| | INT3 | | INT3 external interrupt input pin |

(Continued)

MB90920 Series

| Pin no. | Pin name | I/O circuit type*1 | Function |
|---------|----------|--------------------|---|
| 61 | P54 | I | General-purpose I/O port |
| | TX0 | | CAN interface 0 TX output pin |
| | TX2 | | CAN interface 2 TX output pin |
| | SGA1 | | Sound generator ch.1 SGA output pin |
| 63 | P55 | I | General-purpose I/O port |
| | RX0 | | CAN interface 0 RX input pin |
| | RX2 | | CAN interface 2 RX input pin |
| | INT2 | | INT2 external interrupt input pin |
| 91 | P56 | I | General-purpose I/O port |
| | SGO0 | | Sound generator ch.0 SGO output pin |
| | FRCK | | Free-run timer clock input pin |
| 92 | P57 | I | General-purpose I/O port |
| | SGA0 | | Sound generator ch.0 SGA output pin |
| 39 | P60 | H | General-purpose I/O port |
| | AN0 | | A/D converter input pin |
| 40 | P61 | H | General-purpose I/O port |
| | AN1 | | A/D converter input pin |
| 41 | P62 | H | General-purpose I/O port |
| | AN2 | | A/D converter input pin |
| 42 | P63 | H | General-purpose I/O port |
| | AN3 | | A/D converter input pin |
| 43 | P64 | H | General-purpose I/O port |
| | AN4 | | A/D converter input pin |
| 44 | P65 | H | General-purpose I/O port |
| | AN5 | | A/D converter input pin |
| 45 | P66 | H | General-purpose I/O port |
| | AN6 | | A/D converter input pin |
| 46 | P67 | H | General-purpose I/O port |
| | AN7 | | A/D converter input pin |
| 67 | P70 | L | General-purpose output-only port |
| | PWM1P0 | | Stepping motor controller ch.0 output pin |
| 68 | P71 | L | General-purpose output-only port |
| | PWM1M0 | | Stepping motor controller ch.0 output pin |
| 69 | P72 | L | General-purpose output-only port |
| | PWM2P0 | | Stepping motor controller ch.0 output pin |

(Continued)

■ HANDLING DEVICES

• Strictly observe maximum rated voltages (preventing latch-up)

In CMOS IC devices, a condition known as latch-up may occur if voltages higher than V_{CC} or lower than V_{SS} are applied to input or output pins other than medium or high withstand voltage pins, or if the voltage applied between V_{CC} and V_{SS} pins exceeds the rated voltage level. If a latch-up occurs, the power supply current may increase dramatically and may destroy semiconductor elements. When using semiconductor devices, always take sufficient care to avoid exceeding maximum ratings.

When the analog system power supply is switched on or off, be careful not to apply the analog power supply (AV_{CC} , AV_{RH}), the analog input voltages and the power supply voltage for the high current output buffer pins (DV_{CC}) in excess of the digital power supply voltage (V_{CC}).

Once the digital power supply voltage (V_{CC}) has been disconnected, the analog power supply (AV_{CC} , AV_{RH}) and the power supply voltage for the high current output buffer pins (DV_{CC}) may be turned on in any sequence.

• Supply voltage stabilization

Rapid fluctuations in the power supply voltage can cause malfunctions even if the V_{CC} power supply voltage remains within the warranted operating range. It is recommended that the power supply be stabilized such that ripple fluctuations (P-P value) at commercial frequencies (50 Hz/60 Hz) be limited to within 10% of the standard V_{CC} value, and that transient fluctuations due to power supply switching, etc. be limited to a rate of 0.1 V/ms or less.

• Precautions when turning the power on

In order to prevent the built-in step-down circuits from malfunctioning, the time taken for the voltage to rise (0.2 V to 2.7 V) during power-on should be less than 50 μ s.

• Handling unused pins

If unused input pins are left open, they may cause malfunctions or latch-up which may lead to permanent damage to the semiconductor. Unused input pins should therefore be pulled up or pulled down through a resistor of at least 2 k Ω .


Unused input/output pins may be set to the output state and left open, or set to the input state and connected to a pull-up or pull-down resistance of 2 k Ω or more.

• Handling A/D converter power supply pins

Even if the A/D converter is not used, the power supply pins should be connected such as $AV_{CC} = V_{CC}$, and $AV_{SS} = AVR_{H} = V_{SS}$.

• Notes on using an external clock

Even when an external clock is used, an oscillation stabilization wait time is required following power-on reset or release from sub clock mode or stop mode. Furthermore, only the X0A pin should be driven when an external clock is used, with the X1A pin open as shown in the following diagram. Do not use high-speed oscillation pins (X0 and X1) for external clock input.



Sample external clock connection

- **Serial communication**

In serial communication, reception of wrong data may occur due to noise or other causes. Therefore, design a printed circuit board to prevent noise from occurring. Taking account of the reception of wrong data, detect errors by measures such as adding a checksum to the end of data. If an error is detected, retransmit the data.


- **Characteristic difference between flash device and MASK ROM device**

In the flash device and the MASK ROM device, the electrical characteristic including current consumption, ESD, latch-up, the noise characteristic, and oscillation characteristic, etc. is different according to the difference between the chip layout and the memory structure.

Reconfirm the electrical characteristic when the product is replaced by another product of the same series.

MB90920 Series

■ MEMORY MAP



| Parts No. | ROM (Flash) capacitance | RAM capacitance | Address #1 | Address #2 | Address #3 |
|---------------------------|-------------------------|-----------------|---------------------|---------------------|---------------------|
| MB90F922NC/F922NCS/922NCS | 256 Kbytes | 10 Kbytes | FC0000 _H | 004000 _H | 002900 _H |
| MB90F923NC/F923NCS | 384 Kbytes | 16 Kbytes | FA0000 _H | 004A00 _H | 003700 _H |
| MB90F924NC/F924NCS | 512 Kbytes | 24 Kbytes | F80000 _H | 006A00 _H | 003700 _H |

* : Evaluation products do not contain internal ROM. Treat this address as the ROM decode area used by the tools.

Note: To select models without the ROM mirror function, refer to the “ROM Mirror Function Selection Module” in Hardware Manual. The image of the ROM data in the FF bank appears at the top of the 00 bank, in order to enable efficient use of small C compiler models. The lower 16-bits of the FF bank addresses are allocated to the same addresses as the lower 16-bits of the 00 bank, making it possible to reference tables in ROM without declaring the “far” modifier with the pointers. For example, when an access is made to the address 00C000_H, the actual address to be accessed is FFC000_H in ROM. Because the size of the FF bank ROM area exceeds 32 Kbytes, it is not possible to view the entire region in the 00 bank image. Therefore because the ROM data from FF8000_H to FFFFFFF_H appears in the image from 008000_H to 00FFFF_H, it is recommended that ROM data tables be stored in the area from FF8000_H to FFFFFFF_H.

MB90920 Series

| Address | Register name | Symbol | Read/write | Resource name | Initial value |
|--|--|-----------------|------------|-----------------------|-----------------------|
| 000024 _H | Compare clear register | CPCLR | R/W | 16-bit free-run timer | XXXXXXXX _B |
| 000025 _H | | | R/W | | XXXXXXXX _B |
| 000026 _H | Timer data register | TCDT | R/W | | 00000000 _B |
| 000027 _H | | | R/W | | 00000000 _B |
| 000028 _H | Lower timer control status register | TCCSL | R/W | | 00000000 _B |
| 000029 _H | Higher timer control status register | TCCSH | R/W | | 01-00000 _B |
| 00002A _H | Lower PPG0 control status register | PCNTL0 | R/W | 16-bit PPG0 | 00000000 _B |
| 00002B _H | Higher PPG0 control status register | PCNTH0 | R/W | | 00000001 _B |
| 00002C _H | Lower PPG1 control status register | PCNTL1 | R/W | 16-bit PPG1 | 00000000 _B |
| 00002D _H | Higher PPG1 control status register | PCNTH1 | R/W | | 00000001 _B |
| 00002E _H | Lower PPG2 control status register | PCNTL2 | R/W | 16-bit PPG2 | 00000000 _B |
| 00002F _H | Higher PPG2 control status register | PCNTH2 | R/W | | 00000001 _B |
| 000030 _H | External interrupt enable | ENIR | R/W | External interrupt | 00000000 _B |
| 000031 _H | External interrupt request | EIRR | R/W | | 00000000 _B |
| 000032 _H | Lower external interrupt level | ELVRL | R/W | | 00000000 _B |
| 000033 _H | Higher external interrupt level | ELVRH | R/W | | 00000000 _B |
| 000034 _H | Serial mode register 0 | SMR0 | R/W, W | UART (LIN/SCI) 0 | 00000000 _B |
| 000035 _H | Serial control register 0 | SCR0 | R/W, W | | 00000000 _B |
| 000036 _H | Reception/transmission data register 1 | RDR0/ TDR0 | R/W | | 00000000 _B |
| 000037 _H | Serial status register 0 | SSR0 | R/W, R | | 00001000 _B |
| 000038 _H | Extended communication control register 0 | ECCR0 | R/W, R | | 000000XX _B |
| 000039 _H | Extended status control register 0 | ESCR0 | R/W | | 00000100 _B |
| 00003A _H | Baud rate generator register 00 | BGR00 | R/W | | 00000000 _B |
| 00003B _H | Baud rate generator register 01 | BGR01 | R/W, R | | 00000000 _B |
| 00003C _H to 00003F _H | (Disabled) | | | | |
| 000040 _H to 00004F _H | Area reserved for CAN Controller 0. Refer to “■ CAN CONTROLLERS” | | | | |
| 000050 _H | Lower timer control status register 0 | TMCSR0L | R/W | 16-bit reload timer 0 | 00000000 _B |
| 000051 _H | Higher timer control status register 0 | TMCSR0H | R/W | | XXX10000 _B |
| 000052 _H | Timer register 0/reload register 0 | TMR0/ TMRLR0 | R/W | | XXXXXXXX _B |
| 000053 _H | | | | | XXXXXXXX _B |

(Continued)

MB90920 Series

| Address | Register name | Symbol | Read/write | Resource name | Initial value |
|---------------------|---|---------------|------------|----------------------------|-----------------------|
| 0000D4 _H | Lower timer control status register 2 | TMCSR2L | R/W | 16-bit reload timer 2 | 00000000 _B |
| 0000D5 _H | Higher timer control status register 2 | TMCSR2H | R/W | | XXX10000 _B |
| 0000D6 _H | Lower timer control status register 3 | TMCSR3L | R/W | 16-bit reload timer 3 | 00000000 _B |
| 0000D7 _H | Higher timer control status register 3 | TMCSR3H | R/W | | XXX10000 _B |
| 0000D8 _H | Lower sound control register 1 | SGCRL1 | R/W | Sound generator 1 | 00000000 _B |
| 0000D9 _H | Higher sound control register 1 | SGCRH1 | R/W | | 0XXXX100 _B |
| 0000DA _H | Lower PPG3 control status register | PCNTL3 | R/W | 16-bit PPG3 | 00000000 _B |
| 0000DB _H | Higher PPG3 control status register | PCNTH3 | R/W | | 00000001 _B |
| 0000DC _H | Lower PPG4 control status register | PCNTL4 | R/W | 16-bit PPG4 | 00000000 _B |
| 0000DD _H | Higher PPG4 control status register | PCNTH4 | R/W | | 00000001 _B |
| 0000DE _H | Lower PPG5 control status register | PCNTL5 | R/W | 16-bit PPG5 | 00000000 _B |
| 0000DF _H | Higher PPG5 control status register | PCNTH5 | R/W | | 00000001 _B |
| 0000E0 _H | Serial mode register 2 | SMR2 | R/W, W | UART (LIN/SCI) 2 | 00000000 _B |
| 0000E1 _H | Serial control register 2 | SCR2 | R/W, W | | 00000000 _B |
| 0000E2 _H | Reception/transmission data register 2 | RDR2/ TDR2 | R/W | | 00000000 _B |
| 0000E3 _H | Serial status register 2 | SSR2 | R/W, R | | 00001000 _B |
| 0000E4 _H | Extended communication control register 2 | ECCR2 | R/W, R | | 000000XX _B |
| 0000E5 _H | Extended status control register 2 | ESCR2 | R/W | | 00000100 _B |
| 0000E6 _H | Baud rate generator register 20 | BGR20 | R/W | | 00000000 _B |
| 0000E7 _H | Baud rate generator register 21 | BGR21 | R/W, R | | 00000000 _B |
| 0000E8 _H | Serial mode register 3 | SMR3 | R/W, W | UART (LIN/SCI) 3 | 00000000 _B |
| 0000E9 _H | Serial control register 3 | SCR3 | R/W, W | | 00000000 _B |
| 0000EA _H | Reception/transmission data register 3 | RDR3/ TDR3 | R/W | | 00000000 _B |
| 0000EB _H | Serial status register 3 | SSR3 | R/W, R | | 00001000 _B |
| 0000EC _H | Extended communication control register 3 | ECCR3 | R/W, R | | 000000XX _B |
| 0000ED _H | Extended status control register 3 | ESCR3 | R/W | | 00000100 _B |
| 0000EE _H | Baud rate generator register 30 | BGR30 | R/W | | 00000000 _B |
| 0000EF _H | Baud rate generator register 31 | BGR31 | R/W, R | | 00000000 _B |
| 001FF0 _H | Program address detection register 0 | PADR0 | R/W | Address match detection | XXXXXXXX _B |
| 001FF1 _H | Program address detection register 1 | PADR0 | R/W | | XXXXXXXX _B |
| 001FF2 _H | Program address detection register 2 | PADR0 | R/W | | XXXXXXXX _B |
| 001FF3 _H | Program address detection register 3 | PADR1 | R/W | | XXXXXXXX _B |
| 001FF4 _H | Program address detection register 4 | PADR1 | R/W | | XXXXXXXX _B |
| 001FF5 _H | Program address detection register 5 | PADR1 | R/W | | XXXXXXXX _B |

(Continued)

■ CAN CONTROLLERS

The CAN controller has the following features :

- Conforms to CAN Specification Version 2.0 Part A and B
 - Supports transmission/reception in standard frame and extended frame formats
- Supports transmission of data frames by receiving remote frames
- 16 transmission/reception message buffers
 - 29-bit ID and 8-byte data
 - Multi-level message buffer configuration
- Provides full-bit comparison, full-bit mask, acceptance register 0/acceptance register 1 for each message buffer as ID acceptance mask
 - 2 acceptance mask registers in either standard frame format or extended frame formats
- Bit rate programmable from 10 kbps to 2 Mbps (when input clock is at 16 MHz)

List of Control Registers(1)

| Address | | | | Register | Abbreviation | Access | Initial Value |
|---------------------|---------------------|---------------------|---------------------|-------------------------------|--------------|--------|--|
| CAN0 | CAN1 | CAN2 | CAN3 | | | | |
| 003C00 _H | 003D00 _H | 003E00 _H | 003F00 _H | Control status register | CSR | R/W, R | 00---000 _B 0----0-1 _B |
| 003C01 _H | 003D01 _H | 003E01 _H | 003F01 _H | | | | |
| 003C02 _H | 003D02 _H | 003E02 _H | 003F02 _H | Last event indicator register | LEIR | R/W | ----- _B 000-0000 _B |
| 003C03 _H | 003D03 _H | 003E03 _H | 003F03 _H | | | | |
| 003C04 _H | 003D04 _H | 003E04 _H | 003F04 _H | RX/TX error counter | RTEC | R | 00000000 _B 00000000 _B |
| 003C05 _H | 003D05 _H | 003E05 _H | 003F05 _H | | | | |
| 003C06 _H | 003D06 _H | 003E06 _H | 003F06 _H | Bit timing register | BTR | R/W | -1111111 _B 11111111 _B |
| 003C07 _H | 003D07 _H | 003E07 _H | 003F07 _H | | | | |

List of Message Buffers (ID Registers)

| Address | | | | Register | Abbreviation | Access | Initial Value |
|--|--|--|--|---------------------|--------------|--------|--|
| CAN0 | CAN1 | CAN2 | CAN3 | | | | |
| 003A00 _H to 003A1F _H | 003B00 _H to 003B1F _H | 003700 _H to 00371F _H | 003800 _H to 00381F _H | General-purpose RAM | — | R/W | XXXXXXXX _B to XXXXXXXX _B |
| 003A20 _H | 003B20 _H | 003720 _H | 003820 _H | ID register 0 | IDR0 | R/W | XXXXXXXX _B XXXXXXXX _B |
| 003A21 _H | 003B21 _H | 003721 _H | 003821 _H | | | | XXXXXX--- _B XXXXXXXX _B |
| 003A22 _H | 003B22 _H | 003722 _H | 003822 _H | | | | |
| 003A23 _H | 003B23 _H | 003723 _H | 003823 _H | | | | |
| 003A24 _H | 003B24 _H | 003724 _H | 003824 _H | ID register 1 | IDR1 | R/W | XXXXXXXX _B XXXXXXXX _B |
| 003A25 _H | 003B25 _H | 003725 _H | 003825 _H | | | | XXXXXX--- _B XXXXXXXX _B |
| 003A26 _H | 003B26 _H | 003726 _H | 003826 _H | | | | |
| 003A27 _H | 003B27 _H | 003727 _H | 003827 _H | | | | |
| 003A28 _H | 003B28 _H | 003728 _H | 003828 _H | ID register 2 | IDR2 | R/W | XXXXXXXX _B XXXXXXXX _B |
| 003A29 _H | 003B29 _H | 003729 _H | 003829 _H | | | | XXXXXX--- _B XXXXXXXX _B |
| 003A2A _H | 003B2A _H | 00372A _H | 00382A _H | | | | |
| 003A2B _H | 003B2B _H | 00372B _H | 00382B _H | | | | |
| 003A2C _H | 003B2C _H | 00372C _H | 00382C _H | ID register 3 | IDR3 | R/W | XXXXXXXX _B XXXXXXXX _B |
| 003A2D _H | 003B2D _H | 00372D _H | 00382D _H | | | | XXXXXX--- _B XXXXXXXX _B |
| 003A2E _H | 003B2E _H | 00372E _H | 00382E _H | | | | |
| 003A2F _H | 003B2F _H | 00372F _H | 00382F _H | | | | |
| 003A30 _H | 003B30 _H | 003730 _H | 003830 _H | ID register 4 | IDR4 | R/W | XXXXXXXX _B XXXXXXXX _B |
| 003A31 _H | 003B31 _H | 003731 _H | 003831 _H | | | | XXXXXX--- _B XXXXXXXX _B |
| 003A32 _H | 003B32 _H | 003732 _H | 003832 _H | | | | |
| 003A33 _H | 003B33 _H | 003733 _H | 003833 _H | | | | |
| 003A34 _H | 003B34 _H | 003734 _H | 003834 _H | ID register 5 | IDR5 | R/W | XXXXXXXX _B XXXXXXXX _B |
| 003A35 _H | 003B35 _H | 003735 _H | 003835 _H | | | | XXXXXX--- _B XXXXXXXX _B |
| 003A36 _H | 003B36 _H | 003736 _H | 003836 _H | | | | |
| 003A37 _H | 003B37 _H | 003737 _H | 003837 _H | | | | |
| 003A38 _H | 003B38 _H | 003738 _H | 003838 _H | ID register 6 | IDR6 | R/W | XXXXXXXX _B XXXXXXXX _B |
| 003A39 _H | 003B39 _H | 003739 _H | 003839 _H | | | | XXXXXX--- _B XXXXXXXX _B |
| 003A3A _H | 003B3A _H | 00373A _H | 00383A _H | | | | |
| 003A3B _H | 003B3B _H | 00373B _H | 00383B _H | | | | |
| 003A3C _H | 003B3C _H | 00373C _H | 00383C _H | ID register 7 | IDR7 | R/W | XXXXXXXX _B XXXXXXXX _B |
| 003A3D _H | 003B3D _H | 00373D _H | 00383D _H | | | | XXXXXX--- _B XXXXXXXX _B |
| 003A3E _H | 003B3E _H | 00373E _H | 00383E _H | | | | |
| 003A3F _H | 003B3F _H | 00373F _H | 00383F _H | | | | |

(Continued)

MB90920 Series


(Continued)

| Address | | | | Register | Abbreviation | Access | Initial Value |
|---------------------|---------------------|---------------------|---------------------|----------------|--------------|--------|---|
| CAN0 | CAN1 | CAN2 | CAN3 | | | | |
| 003A40 _H | 003B40 _H | 003740 _H | 003840 _H | ID register 8 | IDR8 | R/W | XXXXXXXX _B XXXXXXXX _B |
| 003A41 _H | 003B41 _H | 003741 _H | 003841 _H | | | | XXXXXX--- _B XXXXXXXX _B |
| 003A42 _H | 003B42 _H | 003742 _H | 003842 _H | | | | |
| 003A43 _H | 003B43 _H | 003743 _H | 003843 _H | | | | |
| 003A44 _H | 003B44 _H | 003744 _H | 003844 _H | ID register 9 | IDR9 | R/W | XXXXXXXX _B XXXXXXXX _B |
| 003A45 _H | 003B45 _H | 003745 _H | 003845 _H | | | | XXXXXX--- _B XXXXXXXX _B |
| 003A46 _H | 003B46 _H | 003746 _H | 003846 _H | | | | |
| 003A47 _H | 003B47 _H | 003747 _H | 003847 _H | | | | |
| 003A48 _H | 003B48 _H | 003748 _H | 003848 _H | ID register 10 | IDR10 | R/W | XXXXXXXX _B XXXXXXXX _B |
| 003A49 _H | 003B49 _H | 003749 _H | 003849 _H | | | | XXXXXX--- _B XXXXXXXX _B |
| 003A4A _H | 003B4A _H | 00374A _H | 00384A _H | | | | |
| 003A4B _H | 003B4B _H | 00374B _H | 00384B _H | | | | |
| 003A4C _H | 003B4C _H | 00374C _H | 00384C _H | ID register 11 | IDR11 | R/W | XXXXXXXX _B XXXXXXXX _B |
| 003A4D _H | 003B4D _H | 00374D _H | 00384D _H | | | | XXXXXX--- _B XXXXXXXX _B |
| 003A4E _H | 003B4E _H | 00374E _H | 00384E _H | | | | |
| 003A4F _H | 003B4F _H | 00374F _H | 00384F _H | | | | |
| 003A50 _H | 003B50 _H | 003750 _H | 003850 _H | ID register 12 | IDR12 | R/W | XXXXXXXX _B XXXXXXXX _B |
| 003A51 _H | 003B51 _H | 003751 _H | 003851 _H | | | | XXXXXX--- _B XXXXXXXX _B |
| 003A52 _H | 003B52 _H | 003752 _H | 003852 _H | | | | |
| 003A53 _H | 003B53 _H | 003753 _H | 003853 _H | | | | |
| 003A54 _H | 003B54 _H | 003754 _H | 003854 _H | ID register 13 | IDR13 | R/W | XXXXXXXX _B XXXXXXXX _B |
| 003A55 _H | 003B55 _H | 003755 _H | 003855 _H | | | | XXXXXX--- _B XXXXXXXX _B |
| 003A56 _H | 003B56 _H | 003756 _H | 003856 _H | | | | |
| 003A57 _H | 003B57 _H | 003757 _H | 003857 _H | | | | |
| 003A58 _H | 003B58 _H | 003758 _H | 003858 _H | ID register 14 | IDR14 | R/W | XXXXXXXX _B XXXXXXXX _B |
| 003A59 _H | 003B59 _H | 003759 _H | 003859 _H | | | | XXXXXX--- _B XXXXXXXX _B |
| 003A5A _H | 003B5A _H | 00375A _H | 00385A _H | | | | |
| 003A5B _H | 003B5B _H | 00375B _H | 00385B _H | | | | |
| 003A5C _H | 003B5C _H | 00375C _H | 00385C _H | ID register 15 | IDR15 | R/W | XXXXXXXX _B XXXXXXXX _B |
| 003A5D _H | 003B5D _H | 00375D _H | 00385D _H | | | | XXXXXX--- _B XXXXXXXX _B |
| 003A5E _H | 003B5E _H | 00375E _H | 00385E _H | | | | |
| 003A5F _H | 003B5F _H | 00375F _H | 00385F _H | | | | |

(Continued)

- *5 : Average output current is defined as the average value of the current flowing through any one of the corresponding pins within a period of 100 ms. The “average value” can be calculated by multiplying the “operating current” by the “operating factor”.
- *6 : Average total output current is defined as the average value of the current flowing through all of the corresponding pins within a period of 100 ms. The “average value” can be calculated by multiplying the “operating current” by the “operating factor”.
- *7 :
 - Applicable to pins: P10 to P15, P50 to P57, P60 to P67, P70 to P77, P80 to P87, PC0 to PC7, PD0 to PD6, PE0 to PE2
 - Use within recommended operating conditions.
 - Use at DC voltage (current) .
 - The +B signal should always be applied with a limiting resistance placed between the +B signal and the microcontroller.
 - The value of the limiting resistance should be set so that when the +B signal is applied, the input current to the microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods.
 - Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input potential may pass through the protective diode and increase the potential at the V_{CC} pin, and this may affect other devices.
 - Note that if a +B signal is input when the microcontroller power supply is off (not fixed at 0 V) , the microcontroller may partially malfunction on power supplied through the +B signal pin.
 - Note that if the +B input is applied during power-on, the power supply voltage may reach a level such that the power-on reset does not function due to the power supplied from the +B signal.
 - Care must be taken not to leave +B input pins open.
 - Note that analog system input/output pins (LCD drive pins, comparator input pins, etc.) cannot accept +B signal inputs.
 - Sample recommended circuit :

- Input/output equivalent circuit



WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

MB90920 Series


3. DC Characteristics

($V_{CC} = 5.0\text{ V} \pm 10\%$, $V_{SS} = DV_{SS} = AV_{SS} = 0.0\text{ V}$, $T_A = -40\text{ }^{\circ}\text{C}$ to $+105\text{ }^{\circ}\text{C}$)


| Parameter | Symbol | Pin name | Conditions | Value | | | Unit | Remarks |
|-------------------------|--------------|----------|---|--------------|-----|--------------|---------------|---|
| | | | | Min | Typ | Max | | |
| “H” level input voltage | V_{IHA} | — | — | $0.8 V_{CC}$ | — | — | V | Pin inputs if Automotive input levels are selected |
| | V_{IHS} | — | — | $0.8 V_{CC}$ | — | — | V | Pin inputs if CMOS hysteresis input levels are selected |
| | V_{IHC} | — | — | $0.7 V_{CC}$ | — | — | V | \overline{RST} input pin (CMOS hysteresis) |
| “L” level input voltage | V_{ILA} | — | — | — | — | $0.5 V_{CC}$ | V | Pin inputs if Automotive input levels are selected |
| | V_{ILS} | — | — | — | — | $0.2 V_{CC}$ | V | Pin inputs if CMOS hysteresis input levels are selected |
| | V_{ILR} | — | — | — | — | $0.3 V_{CC}$ | V | \overline{RST} input pin (CMOS hysteresis) |
| Power supply current* | I_{CC} | V_{CC} | Maximum operating frequency $F_{CP} = 32\text{ MHz}$, normal operation | — | 35 | 45 | mA | |
| | | | Maximum operating frequency $F_{CP} = 32\text{ MHz}$, writing Flash memory | — | 55 | 65 | mA | |
| | I_{CCS} | | Operating frequency $F_{CP} = 32\text{ MHz}$, sleep mode | — | 13 | 20 | mA | |
| | I_{CTS} | | Operating frequency $F_{CP} = 2\text{ MHz}$, time-base timer mode | — | 0.6 | 1.0 | mA | |
| | I_{CTSPLL} | | Operating frequency $F_{CP} = 32\text{ MHz}$, PLL timer mode, External frequency = 4 MHz | — | 2.5 | 4 | mA | |
| | I_{CCL} | | Operating frequency $F_{CP} = 8\text{ kHz}$, $T_A = +25\text{ }^{\circ}\text{C}$, sub clock operation | — | 120 | 270 | μA | |
| | I_{CCLS} | | Operating frequency $F_{CP} = 8\text{ kHz}$, $T_A = +25\text{ }^{\circ}\text{C}$, sub sleep operation | — | 100 | 200 | μA | |
| | I_{CCT} | | Operating frequency $F_{CP} = 8\text{ kHz}$, $T_A = +25\text{ }^{\circ}\text{C}$, watch mode | — | 90 | 180 | μA | |
| | I_{CCH} | | $T_A = +25\text{ }^{\circ}\text{C}$, stop mode | — | 80 | 170 | μA | |

(Continued)

- X0, X1 clock timing



- X0A, X1A clock timing



(2) Reset input


($V_{CC} = 5.0 \text{ V} \pm 10\%$, $V_{SS} = AV_{SS} = 0.0 \text{ V}$, $T_A = -40 \text{ }^{\circ}\text{C}$ to $+105 \text{ }^{\circ}\text{C}$)

| Parameter | Symbol | Pin name | Value | | Unit | Remarks |
|------------------|------------|------------------|--|-----|---------------|--|
| | | | Min | Max | | |
| Reset input time | t_{RSTL} | \overline{RST} | 500 | — | ns | During normal operation |
| | | | Oscillator oscillation time* + $16 t_{CP}$ | — | ms | In stop mode, sub clock mode, sub sleep mode, and watch mode |
| | | | 100 | — | μs | In time-base timer mode |


*: The oscillation time of the oscillator is the time taken to reach 90% of the amplitude. The oscillation time of a crystal oscillator is between several ms and tens of ms. The oscillation time of a ceramic oscillator is between hundreds of μs and several ms. The oscillation time of an external clock is 0 ms.

Note : t_{CP} is the internal operating clock cycle time. (Unit : ns)


- During normal operation




- In stop mode, sub clock mode, sub sleep mode, watch mode, and power-on



- Internal shift clock mode



- External shift clock mode




(5) Timer input timing

($V_{CC} = 5.0\text{ V} \pm 10\%$, $V_{SS} = AV_{SS} = 0.0\text{ V}$, $T_A = -40\text{ }^{\circ}\text{C}$ to $+105\text{ }^{\circ}\text{C}$)

| Parameter | Symbol | Pin name | Conditions | Value | | Unit |
|-------------------|--------------------------|---------------------------|------------|------------|-----|------|
| | | | | Min | Max | |
| Input pulse width | t_{TIWH} t_{TIWL} | TIN0, TIN1, IN0 to IN3 | — | 4 t_{CP} | — | ns |

Note : t_{CP} is the internal operating clock cycle time. Refer to “ (1) Clock timing”.

- Timer input timing




(6) Trigger input timing

($V_{CC} = 5.0\text{ V} \pm 10\%$, $V_{SS} = AV_{SS} = 0.0\text{ V}$, $T_A = -40\text{ }^{\circ}\text{C}$ to $+105\text{ }^{\circ}\text{C}$)

| Parameter | Symbol | Pin name | Conditions | Value | | Unit | Remarks |
|-------------------|----------------------------|--------------|------------|----------------|-----|------|-------------------------|
| | | | | Min | Max | | |
| Input pulse width | t_{TRGH} , t_{TRGL} | INT0 to INT7 | — | 200 | — | ns | During normal operation |
| | | ADTG | — | $t_{CP} + 200$ | — | ns | |

Note : t_{CP} is the internal operating clock cycle time. Refer to “(1) Clock timing”.


- Trigger input timing




MB90920 Series

- The relationship between the external impedance and minimum sampling time
- At $4.5\text{ V} \leq AV_{CC} \leq 5.5\text{ V}$

(External impedance = 0 k Ω to 100 k Ω)




(External impedance = 0 k Ω to 20 k Ω)




- At $4.0\text{ V} \leq AV_{CC} \leq 4.5\text{ V}$

(External impedance = 0 k Ω to 100 k Ω)




(External impedance = 0 k Ω to 20 k Ω)




- About errors

As $|AV_{RH} - AV_{SS}|$ becomes smaller, the relative errors grow larger.

■ PACKAGE DIMENSION

| | | |
|---|--------------------------------|-----------------------|
|  <p>120-pin plastic LQFP</p> <p>(FPT-120P-M21)</p> | Lead pitch | 0.50 mm |
| | Package width × package length | 16.0 × 16.0 mm |
| | Lead shape | Gullwing |
| | Sealing method | Plastic mold |
| | Mounting height | 1.70 mm MAX |
| | Weight | 0.88 g |
| | Code (Reference) | P-LFQFP120-16×16-0.50 |



Please check the latest package dimension at the following URL.
<http://edevic.fujitsu.com/package/en-search/>