

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFl

Product Status	Obsolete
Core Processor	F ² MC-16LX
Core Size	16-Bit
Speed	32MHz
Connectivity	CANbus, LINbus, UART/USART
Peripherals	LCD, LVD, POR, PWM, WDT
Number of I/O	93
Program Memory Size	256KB (256K x 8)
Program Memory Type	Mask ROM
EEPROM Size	-
RAM Size	10K × 8
Voltage - Supply (Vcc/Vdd)	4V ~ 5.5V
Data Converters	A/D 8x8/10b
Oscillator Type	External
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	120-LQFP
Supplier Device Package	120-LQFP (16x16)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb90922ncspmc-gs-220e1

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

■ PRODUCT LINEUP

Part number	MB90 F922NC	MB90 F922NCS	MB90 F923NC	MB90 F923NCS	MB90 F924NC	MB90 F924NCS	MB90 922NCS	MB90 V920-101	MB90 V920-102		
Parameter								1020 101	1020 102		
Туре		Flash memory product ROM Evaluation product product									
CPU				F ² M	IC-16LX C	PU	I.	1			
System clock				rcuit (\times 1, cecution tim							
Sub clock pins (X0A, X1A)	Yes	No	Yes	No	Yes	No	No	No	Yes		
ROM		memory Kbytes		memory Kbytes		memory Kbytes	256 K bytes	Exte	ernal		
RAM	10 K	lbytes	16 K	lbytes	24 K	bytes	10 K bytes	30 K	bytes		
I/O port	91 ports	93 ports	91 ports	93 ports	91 ports	93 ports	93 ports	93 ports	91 ports		
LCD controller				32 segr	nent×4 c	ommon					
LIN-UART				UART (LI	N/SCI) 4	channels					
CAN interface				2	1 channels	6					
16-bit input capture				8	3 channels	6					
16-bit reload timer				2	1 channels	6					
16-bit free-run timer					1 channel						
Real time watch timer					1 channel						
16-bit PPG timer				6	6 channels	6					
External interrupt				8	3 channels	6					
8/10-bit A/D converter				٤	3 channels	6					
Low-voltage/ CPU operating detection reset				Yes				٩	lo		
Stepping motor controller				2	1 channels	6					
Sound generator				2	2 channels	3					
Flash memory security		Yes —									
Operating voltage		4.0 V to 5.5 V 4.5 V to 5.5 V									
Package		LQFP-120 PGA-299									
DS07-13750-4E				FUJITSL	J						

Pin no.	Pin name	I/O circuit type*1	Function
7	P36	F	General-purpose I/O port
,	SEG12		LCD controller/driver segment output pin
8	P37	F	General-purpose I/O port
0	SEG13		LCD controller/driver segment output pin
9 -	P40	F	General-purpose I/O port
9	SEG14		LCD controller/driver segment output pin
10	P41	F	General-purpose I/O port
10	SEG15		LCD controller/driver segment output pin
11	P42	F	General-purpose I/O port
11	SEG16		LCD controller/driver segment output pin
12	P43	F	General-purpose I/O port
12	SEG17		LCD controller/driver segment output pin
10	P44	F	General-purpose I/O port
18 -	SEG18		LCD controller/driver segment output pin
19	P45	F	General-purpose I/O port
19	SEG19		LCD controller/driver segment output pin
20	P46	Г	General-purpose I/O port
20 -	SEG20	F	LCD controller/driver segment output pin
01	P47	F	General-purpose I/O port
21 -	SEG21		LCD controller/driver segment output pin
	P50		General-purpose I/O port
37	INT0	I	INT0 external interrupt input pin
	ADTG		A/D converter external trigger input pin
	P51		General-purpose I/O port
50	INT1		INT1 external interrupt input pin
58 -	RX1	- 1	CAN interface 1 RX input pin
	RX3		CAN interface 3 RX input pin
	P52		General-purpose I/O port
59	TX1		CAN interface 1 TX output pin
ſ	TX3	1	CAN interface 3 TX output pin
60	P53		General-purpose I/O port
60 -	INT3		INT3 external interrupt input pin

Pin no.	Pin name	I/O circuit type*1	Function
	P54		General-purpose I/O port
61	TX0		CAN interface 0 TX output pin
	TX2		CAN interface 2 TX output pin
	SGA1		Sound generator ch.1 SGA output pin
	P55		General-purpose I/O port
63	RX0	. 1	CAN interface 0 RX input pin
03	RX2		CAN interface 2 RX input pin
	INT2		INT2 external interrupt input pin
	P56		General-purpose I/O port
91	SGO0	I	Sound generator ch.0 SGO output pin
	FRCK		Free-run timer clock input pin
00	P57	1	General-purpose I/O port
92	SGA0		Sound generator ch.0 SGA output pin
20	P60		General-purpose I/O port
39	AN0	Н	A/D converter input pin
40	P61		General-purpose I/O port
40	AN1	Н	A/D converter input pin
44	P62		General-purpose I/O port
41	AN2	Н	A/D converter input pin
40	P63		General-purpose I/O port
42	AN3	Н	A/D converter input pin
40	P64		General-purpose I/O port
43	AN4	Н	A/D converter input pin
	P65		General-purpose I/O port
44	AN5	Н	A/D converter input pin
45	P66		General-purpose I/O port
45	AN6	Н	A/D converter input pin
40	P67		General-purpose I/O port
46	AN7	Н	A/D converter input pin
07	P70		General-purpose output-only port
67	PWM1P0	L	Stepping motor controller ch.0 output pin
	P71		General-purpose output-only port
68	PWM1M0	L	Stepping motor controller ch.0 output pin
<u> </u>	P72		General-purpose output-only port
69	PWM2P0	L	Stepping motor controller ch.0 output pin

HANDLING DEVICES

• Strictly observe maximum rated voltages (preventing latch-up)

In CMOS IC devices, a condition known as latch-up may occur if voltages higher than V_{cc} or lower than V_{ss} are applied to input or output pins other than medium or high withstand voltage pins, or if the voltage applied between VCC and VSS pins exceeds the rated voltage level. If a latch-up occurs, the power supply current may increase dramatically and may destroy semiconductor elements. When using semiconductor devices, always take sufficient care to avoid exceeding maximum ratings.

When the analog system power supply is switched on or off, be careful not to apply the analog power supply (AV_{cc}, AVRH), the analog input voltages and the power supply voltage for the high current output buffer pins (DV_{cc}) in excess of the digital power supply voltage (V_{cc}).

Once the digital power supply voltage (Vcc) has been disconnected, the analog power supply (AVcc, AVRH) and the power supply voltage for the high current output buffer pins (DVcc) may be turned on in any sequence.

Supply voltage stabilization

Rapid fluctuations in the power supply voltage can cause malfunctions even if the Vcc power supply voltage remains within the warranted operating range. It is recommended that the power supply be stabilized such that ripple fluctuations (P-P value) at commercial frequencies (50 Hz/60 Hz) be limited to within 10% of the standard Vcc value, and that transient fluctuations due to power supply switching, etc. be limited to a rate of 0.1 V/ms or less.

• Precautions when turning the power on

In order to prevent the built-in step-down circuits from malfunctioning, the time taken for the voltage to rise (0.2 V to 2.7 V) during power-on should be less than 50 μ s.

• Handling unused pins

If unused input pins are left open, they may cause malfunctions or latch-up which may lead to permanent damage to the semiconductor. Unused input pins should therefore be pulled up or pulled down through a resistor of at least 2 k Ω .


Unused input/output pins may be set to the output state and left open, or set to the input state and connected to a pull-up or pull-down resistance of 2 k Ω or more.

• Handling A/D converter power supply pins

Even if the A/D converter is not used, the power supply pins should be connected such as $AV_{CC} = V_{CC}$, and $AV_{SS} = AVRH = V_{SS}$.

• Notes on using an external clock

Even when an external clock is used, an oscillation stabilization wait time is required following power-on reset or release from sub clock mode or stop mode. Furthermore, only the X0A pin should be driven when an external clock is used, with the X1A pin open as shown in the following diagram. Do not use high-speed oscillation pins (X0 and X1) for external clock input.



• Serial communication


In serial communication, reception of wrong data may occur due to noise or other causes. Therefore, design a printed circuit board to prevent noise from occurring. Taking account of the reception of wrong data, detect errors by measures such as adding a checksum to the end of data. If an error is detected, retransmit the data.

• Characteristic difference between flash device and MASK ROM device

In the flash device and the MASK ROM device, the electrical characteristic including current consumption, ESD, latch-up, the noise characteristic, and oscillation characteristic, etc. is different according to the difference between the chip layout and the memory structure.

Reconfirm the electrical characteristic when the product is replaced by another product of the same series.

MEMORY MAP



Note: To select models without the ROM mirror function, refer to the "ROM Mirror Function Selection Module" in Hardware Manual. The image of the ROM data in the FF bank appears at the top of the 00 bank, in order to enable efficient use of small C compiler models. The lower 16-bits of the FF bank addresses are allocated to the same addresses as the lower 16-bits of the 00 bank, making it possible to reference tables in ROM without declaring the "far" modifier with the pointers. For example, when an access is made to the address 00C000_H, the actual address to be accessed is FFC000_H in ROM. Because the size of the FF bank ROM area exceeds 32 Kbytes, it is not possible to view the entire region in the 00 bank image. Therefore because the ROM data from FF8000_H to FFFFF_H appears in the image from 008000_H to 00FFFF_H, it is recommended that ROM data tables be stored in the area from FF8000_H to FFFFF_H.

Address	Register name	Symbol	Read/write	Resource name	Initial value
000024н			R/W		XXXXXXXXB
000025н	Compare clear register	CPCLR	R/W		XXXXXXXXB
000026н	Timor doto registor	TCDT	R/W	16-bit	0000000в
000027н	Timer data register	ICDI	R/W	free-run timer	0000000в
000028н	Lower timer control status register	TCCSL	R/W		0000000в
000029н	Higher timer control status register	TCCSH	R/W		01-00000в
00002Ан	Lower PPG0 control status register	PCNTL0	R/W	16-bit PPG0	0000000в
00002Вн	Higher PPG0 control status register	PCNTH0	R/W		0000001в
00002Сн	Lower PPG1 control status register	PCNTL1	R/W	16-bit PPG1	0000000в
00002Dн	Higher PPG1 control status register	PCNTH1	R/W		0000001в
00002Eн	Lower PPG2 control status register	PCNTL2	R/W	16-bit PPG2	0000000в
00002Fн	Higher PPG2 control status register	PCNTH2	R/W		0000001в
000030н	External interrupt enable	ENIR	R/W		0000000в
000031н	External interrupt request	EIRR	R/W	External interrupt	0000000в
000032н	Lower external interrupt level	ELVRL	R/W	External interrupt	0000000в
000033н	Higher external interrupt level	ELVRH	R/W		0000000в
000034н	Serial mode register 0	SMR0	R/W, W		0000000в
000035н	Serial control register 0	SCR0	R/W, W		0000000в
000036н	Reception/transmission data register 1	RDR0/ TDR0	R/W		0000000в
000037н	Serial status register 0	SSR0	R/W, R	UART	00001000в
000038н	Extended communication control register 0	ECCR0	R/W, R	(LIN/SCI) 0	000000XX _B
000039н	Extended status control register 0	ESCR0	R/W		00000100в
00003Ан	Baud rate generator register 00	BGR00	R/W		0000000в
00003Вн	Baud rate generator register 01	BGR01	R/W, R		0000000в
00003Cн to 00003Fн		(Disab	led)		
000040н to 00004Fн	Area reserved for CAN C	ontroller 0. R	efer to " ∎ CA	N CONTROLLERS"	
000050н	Lower timer control status register 0	TMCSR0L	R/W		0000000в
000051н	Higher timer control status register 0	TMCSR0H	R/W	16-bit reload timer	XXX10000 _B
000052н		TMR0/		0	XXXXXXXXB
000053н	Timer register 0/reload register 0	TMRLR0	R/W		XXXXXXXXB

Address	Register name	Symbol	Read/write	Resource name	Initial value
0000D4H	Lower timer control status register 2	TMCSR2L	R/W	16-bit	0000000в
0000D5н	Higher timer control status register 2	TMCSR2H	R/W	reload timer 2	XXX10000 _B
0000D6н	Lower timer control status register 3	TMCSR3L	R/W	16-bit	0000000в
0000D7н	Higher timer control status register 3	TMCSR3H	R/W	reload timer 3	XXX10000 _B
0000D8н	Lower sound control register 1	SGCRL1	R/W	Cound concreter 1	0000000в
0000D9н	Higher sound control register 1	SGCRH1	R/W	Sound generator 1	0XXXX100 _B
0000DAH	Lower PPG3 control status register	PCNTL3	R/W	16-bit PPG3	0000000в
0000DBH	Higher PPG3 control status register	PCNTH3	R/W	10-bit FFG3	0000001в
0000DCH	Lower PPG4 control status register	PCNTL4	R/W	16-bit PPG4	0000000в
0000DDH	Higher PPG4 control status register	PCNTH4	R/W	TO-DIL PPG4	0000001в
0000DEH	Lower PPG5 control status register	PCNTL5	R/W		0000000в
0000DFH	Higher PPG5 control status register	PCNTH5	R/W	16-bit PPG5	0000001в
0000E0H	Serial mode register 2	SMR2	R/W, W		0000000в
0000E1н	Serial control register 2	SCR2	R/W, W		0000000в
0000E2н	Reception/transmission data register 2	RDR2/ TDR2	R/W		0000000в
0000E3H	Serial status register 2	SSR2	R/W, R	UART	00001000в
0000E4H	Extended communication control register 2	ECCR2	R/W, R	(LIN/SCI) 2	000000XXв
0000E5н	Extended status control register 2	ESCR2	R/W		00000100в
0000E6н	Baud rate generator register 20	BGR20	R/W		0000000в
0000E7н	Baud rate generator register 21	BGR21	R/W, R		0000000в
0000E8H	Serial mode register 3	SMR3	R/W, W		0000000в
0000E9H	Serial control register 3	SCR3	R/W, W		0000000в
0000EAH	Reception/transmission data register 3	RDR3/ TDR3	R/W		0000000в
0000EBH	Serial status register 3	SSR3	R/W, R	UART	00001000в
0000ECH	Extended communication control register 3	ECCR3	R/W, R	(LIN/SCI) 3	000000XX _B
0000EDH	Extended status control register 3	ESCR3	R/W		00000100в
0000EEH	Baud rate generator register 30	BGR30	R/W		0000000в
0000EFH	Baud rate generator register 31	BGR31	R/W, R		0000000в
001FF0н	Program address detection register 0	PADR0	R/W		XXXXXXXXB
001FF1н	Program address detection register 1	PADR0	R/W		XXXXXXXXB
001FF2н	Program address detection register 2	PADR0	R/W	Address match	XXXXXXXXB
001FF3н	Program address detection register 3	PADR1	R/W	detection	XXXXXXXXB
001FF4н	Program address detection register 4	PADR1	R/W		XXXXXXXXB
001FF5н	Program address detection register 5	PADR1	R/W		XXXXXXXXB

CAN CONTROLLERS

The CAN controller has the following features :

- Conforms to CAN Specification Version 2.0 Part A and B
 - Supports transmission/reception in standard frame and extended frame formats
- Supports transmission of data frames by receiving remote frames
- 16 transmission/reception message buffers
 - 29-bit ID and 8-byte data
 - Multi-level message buffer configuration
- Provides full-bit comparison, full-bit mask, acceptance register 0/acceptance register 1 for each message buffer as ID acceptance mask
 - 2 acceptance mask registers in either standard frame format or extended frame formats
- Bit rate programmable from 10 kbps to 2 Mbps (when input clock is at 16 MHz)

	Add	ress		Register	Abbreviation	Access	Initial Value
CAN0	CAN1	CAN2	CAN3	negister	Abbreviation	ALLESS	
003С00н	003D00н	003E00н	003F00н	Control status register	CSR	R/W, R	00000в
003C01н	003D01н	003E01 н	003F01 н	Control Status register	0311	11/ VV, 11	00-1в
003C02н	003D02 _H	003E02н	003F02н	Last event indicator	LEIR	R/W	В
003C03н	003D03н	003E03н	003F03н	register		11/ VV	000-0000в
003C04н	003D04 _H	003E04н	003F04н	RX/TX error counter	RTEC	R	0000000в
003C05н	003D05н	003E05н	003F05н		meo	11	0000000в
003С06н	003D06н	003E06н	003F06н	Bit timing register	BTR	R/W	-1111111в
003C07н	003D07н	003E07 н	003F07 н		BIN	I 1/ V V	11111111 _В

List of Control Registers(1)

	Add	ress		Deviator	Ábbre-		Initial Value
CAN0	CAN1	CAN2	CAN3	Register	viation	Access	Initial Value
003A00н to 003A1Fн	003B00н to 003B1Fн	003700н to 00371Fн	003800н to 00381Fн	General-purpose RAM	_	R/W	XXXXXXXXB to XXXXXXXB
003А20н 003А21н	003B20н 003B21н	003720н 003721н	003820н 003821н				XXXXXXXXB XXXXXXXB
003А22н 003А23н	003B22н 003B23н	003722н 003723н	003822н 003823н	ID register 0	IDR0	R/W	XXXXXB XXXXXXXXB
003А24н 003А25н	003B24н 003B25н	003724н 003725н	003824н 003825н	ID register 1	IDR1	R/W	XXXXXXXXXB XXXXXXXXB
003А26н 003А27н	003B26н 003B27н	003726н 003727н	003826н 003827н				XXXXXB XXXXXXXXB
003А28н 003А29н	003B28н 003B29н	003728н 003729н	003828н 003829н	ID register 2	IDR2	R/W	XXXXXXXXXB XXXXXXXXB
003А2Ан 003А2Вн	003B2Aн 003B2Bн	00372Ан 00372Вн	00382Ан 00382Вн				XXXXXB XXXXXXXXB
003А2Сн 003А2Dн	003B2Cн 003B2Dн	00372Cн 00372Dн	00382Cн 00382Dн	ID register 3	IDR3	R/W	XXXXXXXXXB XXXXXXXXB
003А2Ен 003А2Fн	003B2Eн 003B2Fн	00372Eн 00372Fн	00382Eн 00382Fн				XXXXXB XXXXXXXXB
003А30н 003А31н	003B30н 003B31н	003730н 003731н	003830н 003831н	ID register 4	IDR4	R/W	XXXXXXXXAB XXXXXXXXAB
003А32н 003А33н	003B32н 003B33н	003732н 003733н	003832н 003833н				XXXXXB XXXXXXXXB
003А34н 003А35н	003B34н 003B35н	003734н 003735н	003834н 003835н	ID register 5	IDR5	R/W	XXXXXXXXAB XXXXXXXXB
003А36н 003А37н	003B36н 003B37н	003736н 003737н	003836н 003837н			10,00	XXXXXB XXXXXXXXB
003А38н 003А39н	003B38н 003B39н	003738н 003739н	003838н 003839н	ID register 6	IDR6	R/W	XXXXXXXXAB XXXXXXXXB
003АЗАн 003АЗВн	003ВЗАн 003ВЗВн	00373Ан 00373Вн	00383Ан 00383Вн			N/ VV	XXXXXB XXXXXXXXB
003А3Сн 003А3Dн	003B3Cн 003B3Dн	00373Cн 00373Dн	00383Cн 00383Dн	ID register 7	1007		XXXXXXXXB XXXXXXXB
003АЗЕн 003АЗFн	003B3Eн 003B3Fн	00373Eн 00373Fн	00383Eн 00383Fн	ID register 7	IDR7	R/W	XXXXXB XXXXXXXXB


List of Message	Buffers (ID	Registers)
	= = = = = = = = = = = = = = = = = = = =	

(Continued)

	Add	ress		Pagistor	Abbre-	Access	Initial Value
CAN0	CAN1	CAN2	CAN3	Register	viation	Access	initial value
003A40 н	003В40н	003740н	003840н				XXXXXXXXB
003A41 н	003B41 н	003741 н	003841 н	ID register 8	IDR8	R/W	XXXXXXXXB
003А42н	003В42н	003742н	003842н	i Diregister o	IDHO	n/ v v	XXXXXB
003А43н	003В43н	003743н	003843н				XXXXXXXXB
003A44н	003B44н	003744н	003844н				XXXXXXXXB
003A45 н	003В45н	003745н	003845н	ID register 9	IDR9	R/W	XXXXXXXXB
003A46 н	003В46н	003746н	003846н		10113	1 1/ V V	ХХХХХв
003А47 н	003B47 н	003747н	003847н				XXXXXXXXB
003A48н	003B48 н	003748н	003848н				XXXXXXXXB
003A49 н	003B49 н	003749н	003849н	ID register 10	IDR10	R/W	XXXXXXXXB
003А4Ан	003В4Ан	00374А н	00384А н		IDRIU		XXXXXB
003A4Bн	003В4Вн	00374Вн	00384Вн				XXXXXXXXB
003A4Cн	003В4Сн	00374С н	00384Сн				XXXXXXXXB
003A4Dн	003B4Dн	00374Dн	00384Dн	ID register 11	IDR11	R11 R/W	XXXXXXXXB
003A4Eн	003B4Eн	00374E н	00384E н				ХХХХХв
003A4Fн	003B4Fн	00374F н	00384F н				XXXXXXXXB
003А50 н	003В50н	003750н	003850н				XXXXXXXX
003А51 н	003B51 н	003751 н	003851 н	ID register 12	IDR12	R/W	XXXXXXXXB
003А52н	003В52н	003752н	003852н			11/ VV	XXXXXB
003А53н	003В53н	003753н	003853н				XXXXXXXXB
003А54 н	003В54н	003754н	003854н				XXXXXXXXB
003А55 н	003В55н	003755н	003855н	ID register 13 IDR13		R/W	XXXXXXXXB
003А56н	003В56н	003756н	003856н			11/ VV	XXXXXB
003А57 н	003В57н	003757н	003857н				XXXXXXXXB
003А58 н	003B58 н	003758н	003858н				XXXXXXXX
003А59 н	003В59 н	003759н	003859н	ID register 14	IDR14	R/W	XXXXXXXXB
003А5Ан	003В5Ан	00375Ан	00385Ан			I 1/ V V	XXXXXB
003А5Вн	003В5Вн	00375Вн	00385Вн				XXXXXXXXB
003А5Сн	003В5Сн	00375Сн	00385Сн				XXXXXXXX
003A5DH	003B5DH	00375Dн	00385Dн	ID register 15	IDR15	R/W	XXXXXXXXB
003А5Ен	003В5Ен	00375Ен	00385Ен			I 1/ V V	XXXXXB
003A5Fн	003B5Fн	00375F н	00385Fн				XXXXXXXXB

(Continued)

- *5 : Average output current is defined as the average value of the current flowing through any one of the corresponding pins within a period of 100 ms. The "average value" can be calculated by multiplying the "operating current" by the "operating factor".
- *6 : Average total output current is defined as the average value of the current flowing through all of the corresponding pins within a period of 100 ms. The "average value" can be calculated by multiplying the "operating current" by the "operating factor".
- *7 : Applicable to pins: P10 to P15,P50 to P57,P60 to P67,P70 to P77,P80 to P87,PC0 to PC7,PD0 to PD6, PE0 to PE2
 - Use within recommended operating conditions.
 - Use at DC voltage (current).
 - The +B signal should always be applied with a limiting resistance placed between the +B signal and the microcontroller.
 - The value of the limiting resistance should be set so that when the +B signal is applied, the input current to the microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods.
 - Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input potential may pass through the protective diode and increase the potential at the Vcc pin, and this may affect other devices.
 - Note that if a +B signal is input when the microcontroller power supply is off (not fixed at 0 V), the microcontroller may partially malfunction on power supplied through the +B signal pin.
 - Note that if the +B input is applied during power-on, the power supply voltage may reach a level such that the power-on reset does not function due to the power supplied from the +B signal.
 - Care must be taken not to leave +B input pins open.
 - Note that analog system input/output pins (LCD drive pins, comparator input pins, etc.) cannot accept +B signal inputs.
 - Sample recommended circuit :




WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

3. DC Characteristics

Doromotor	O	Pin	Conditions		Value		Unit	Demerika					
Parameter	Symbol	name	Conditions	Min	Тур	Max	Unit	Remarks					
	VIHA		_	0.8 Vcc			V	Pin inputs if Automotive input levels are selected					
"H" level input voltage	Vihs		_	0.8 Vcc			V	Pin inputs if CMOS hysteresis input levels are selected					
	VIHC		_	0.7 Vcc	_		V	RST input pin (CMOS hysteresis)					
	Vila		_	_		0.5 Vcc	V	Pin inputs if Automotive input levels are selected					
"L" level input voltage	Vils	_	_	_	_	0.2 Vcc	V	Pin inputs if CMOS hysteresis input levels are selected					
	VILR					0.3 Vcc	V	RST input pin (CMOS hysteresis)					
	lcc		Maximum operating frequency $F_{CP} = 32$ MHz, normal operation		35	45	mA						
					Maximum operating frequency Fcp = 32 MHz, writing Flash memory		55	65	mA				
	Iccs							Operating frequency $F_{CP} = 32 \text{ MHz},$ sleep mode		13	20	mA	
	Істѕ				Operating frequency $F_{CP} = 2 MHz$, time-base timer mode		0.6	1.0	mA				
Power supply current*	ICTSPLL	Vcc	Operating frequency F _{CP} = 32 MHz, PLL timer mode, External frequency = 4 MHz		2.5	4	mA						
	lcc∟		Operating frequency $F_{CP} = 8 \text{ kHz}, T_A = +25 \text{ °C},$ sub clock operation		120	270	μA						
	Iccls		Operating frequency $F_{CP} = 8 \text{ kHz}, T_A = +25 \text{ °C},$ sub sleep operation		100	200	μA						
	Ісст		Operating frequency $F_{CP} = 8 \text{ kHz}, T_A = +25 \text{ °C},$ watch mode		90	180	μA						
	Іссн	1	T _A = + 25 °C, stop mode		80	170	μA						

(Vcc = 5.0 V $\pm 10\%$, Vss = DVss = AVss = 0.0 V, T_A = -40 °C to +105 °C)




(2) Reset input


()			$(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ Vss} = AV)$	/ss = 0.0	V, TA :	= − 40 °C to +105 °C)
Parameter	Symbol	Pin name	Value	Value		
Falametei	Symbol	Fill liallie	Min	Max Uni		Remarks
			500	_	ns	During normal operation
Reset input time	trstl	RST	Oscillator oscillation time* + 16 tcp	_	ms	In stop mode, sub clock mode, sub sleep mode, and watch mode
			100		μs	In time-base timer mode

*: The oscillation time of the oscillator is the time taken to reach 90% of the amplitude. The oscillation time of a crystal oscillator is between several ms and tens of ms. The oscillation time of a ceramic oscillator is between hundreds of μ s and several ms. The oscillation time of an external clock is 0 ms.

Note : tcp is the internal operating clock cycle time. (Unit : ns)



FU




(5) Timer input timing

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ V}_{SS} = \text{AV}_{SS} = 0.0 \text{ V}, \text{ T}_{A} = -40 \text{ }^{\circ}\text{C} \text{ to} + 105 \text{ }^{\circ}\text{C})$

Parameter	Symbol	Pin name	Conditions	Value		Unit
			Conditions	Min	Мах	Onit
Input pulse width	t⊤iwн t⊤iw∟	TIN0, TIN1, IN0 to IN3		4 tcp	_	ns


Note : tcp is the internal operating clock cycle time. Refer to " (1) Clock timing".




(6) Trigger input timing

	$(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ V}_{SS} = \text{AV}_{SS} = 0.0 \text{ V}, \text{ T}_{A} = -40 ^{\circ}\text{C} \text{ to } +105 ^{\circ}\text{C})$										
Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks				
				Min	Max	Unit	nemaiks				
Input pulse width	tтrgн, tтrgl	INT0 to INT7		200	_	ns	During normal operation				
		ADTG		t _{CP} + 200		ns					

Note : tcp is the internal operating clock cycle time. Refer to " (1) Clock timing".







About errors

As |AVRH - AVss| becomes smaller, the relative errors grow larger.

■ PACKAGE DIMENSION





Please check the latest package dimension at the following URL. http://edevice.fujitsu.com/package/en-search/