



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                                                   |
|----------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Obsolete                                                                                                                                                                          |
| Core Processor             | F <sup>2</sup> MC-16LX                                                                                                                                                            |
| Core Size                  | 16-Bit                                                                                                                                                                            |
| Speed                      | 32MHz                                                                                                                                                                             |
| Connectivity               | CANbus, LINbus, UART/USART                                                                                                                                                        |
| Peripherals                | LCD, LVD, POR, PWM, WDT                                                                                                                                                           |
| Number of I/O              | 93                                                                                                                                                                                |
| Program Memory Size        | 256KB (256K x 8)                                                                                                                                                                  |
| Program Memory Type        | Mask ROM                                                                                                                                                                          |
| EEPROM Size                | -                                                                                                                                                                                 |
| RAM Size                   | 10K x 8                                                                                                                                                                           |
| Voltage - Supply (Vcc/Vdd) | 4V ~ 5.5V                                                                                                                                                                         |
| Data Converters            | A/D 8x8/10b                                                                                                                                                                       |
| Oscillator Type            | External                                                                                                                                                                          |
| Operating Temperature      | -40°C ~ 105°C (TA)                                                                                                                                                                |
| Mounting Type              | Surface Mount                                                                                                                                                                     |
| Package / Case             | 120-LQFP                                                                                                                                                                          |
| Supplier Device Package    | 120-LQFP (16x16)                                                                                                                                                                  |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/infineon-technologies/mb90922ncspmc-gs-230e1">https://www.e-xfl.com/product-detail/infineon-technologies/mb90922ncspmc-gs-230e1</a> |

| Pin no. | Pin name | I/O circuit type*1 | Function                                         |
|---------|----------|--------------------|--------------------------------------------------|
| 70      | P73      | L                  | General-purpose output-only port                 |
|         | PWM2M0   |                    | Stepping motor controller ch.0 output pin        |
| 71      | P74      | L                  | General-purpose output-only port                 |
|         | PWM1P1   |                    | Stepping motor controller ch.1 output pin        |
| 72      | P75      | L                  | General-purpose output-only port                 |
|         | PWM1M1   |                    | Stepping motor controller ch.1 output pin        |
| 73      | P76      | L                  | General-purpose output-only port                 |
|         | PWM2P1   |                    | Stepping motor controller ch.1 output pin        |
| 74      | P77      | L                  | General-purpose output-only port                 |
|         | PWM2M1   |                    | Stepping motor controller ch.1 output pin        |
| 77      | P80      | L                  | General-purpose output-only port                 |
|         | PWM1P2   |                    | Stepping motor controller ch.2 output pin        |
| 78      | P81      | L                  | General-purpose output-only port                 |
|         | PWM1M2   |                    | Stepping motor controller ch.2 output pin        |
| 79      | P82      | L                  | General-purpose output-only port                 |
|         | PWM2P2   |                    | Stepping motor controller ch.2 output pin        |
| 80      | P83      | L                  | General-purpose output-only port                 |
|         | PWM2M2   |                    | Stepping motor controller ch.2 output pin        |
| 81      | P84      | L                  | General-purpose output-only port                 |
|         | PWM1P3   |                    | Stepping motor controller ch.3 output pin        |
| 82      | P85      | L                  | General-purpose output-only port                 |
|         | PWM1M3   |                    | Stepping motor controller ch.3 output pin        |
| 83      | P86      | L                  | General-purpose output-only port                 |
|         | PWM2P3   |                    | Stepping motor controller ch.3 output pin        |
| 84      | P87      | L                  | General-purpose output-only port                 |
|         | PWM2M3   |                    | Stepping motor controller ch.3 output pin        |
| 22      | P90      | F                  | General-purpose I/O port                         |
|         | SEG22    |                    | LCD controller/driver segment output pin         |
| 23      | P91      | F                  | General-purpose I/O port                         |
|         | SEG23    |                    | LCD controller/driver segment output pin         |
| 31      | P94      | G                  | General-purpose I/O port                         |
|         | V0       |                    | LCD controller/driver reference power supply pin |
| 32      | P95      | G                  | General-purpose I/O port                         |
|         | V1       |                    | LCD controller/driver reference power supply pin |




(Continued)

(Continued)

| Pin no.     | Pin name | I/O circuit type*1 | Function                                                                                     |
|-------------|----------|--------------------|----------------------------------------------------------------------------------------------|
| 26          | PD2      | I                  | General-purpose I/O port                                                                     |
|             | SCK2     |                    | UART ch.2 serial clock I/O pin                                                               |
| 27          | PD3      | J                  | General-purpose I/O port                                                                     |
|             | SIN3     |                    | UART ch.3 serial data input pin                                                              |
| 28          | PD4      | I                  | General-purpose I/O port                                                                     |
|             | SOT3     |                    | UART ch.3 serial data output pin                                                             |
| 29          | PD5      | I                  | General-purpose I/O port                                                                     |
|             | SCK3     |                    | UART ch.3 serial clock I/O pin                                                               |
| 30          | PD6      | I                  | General-purpose I/O port                                                                     |
|             | TOT2     |                    | 16-bit reload timer ch.2 TOT output pin                                                      |
| 56          | PE0      | I                  | General-purpose I/O port                                                                     |
|             | TOT3     |                    | 16-bit reload timer ch.3 TOT output pin                                                      |
| 57          | PE1      | I                  | General-purpose I/O port                                                                     |
|             | TIN3     |                    | 16-bit reload timer ch.3 TIN input pin                                                       |
| 64          | PE2      | I                  | General-purpose I/O port                                                                     |
|             | SGO1     |                    | Sound generator ch.1 SGO output pin                                                          |
| 62          | RSTO     | N                  | Internal reset signal output pin                                                             |
| 65, 75, 85  | DVCC     | —                  | Power supply input pins dedicated for high current output buffer                             |
| 66, 76, 86  | DVSS     | —                  | Power supply GND pins dedicated for high current output buffer                               |
| 35          | AVCC     | —                  | A/D converter dedicated power supply input pin                                               |
| 38          | AVSS     | —                  | A/D converter dedicated power supply GND pin                                                 |
| 36          | AVRH     | —                  | A/D converter Vref+ input pin. Vref- is fixed to AVSS.                                       |
| 89          | MD0      | D                  | Mode setting input pin. Connect to VCC pin.                                                  |
| 88          | MD1      | D                  | Mode setting input pin. Connect to VCC pin.                                                  |
| 87          | MD2      | D/E*2              | Mode setting input pin. Connect to VSS pin.                                                  |
| 17          | C        | —                  | External capacitor pin.<br>Connect a 0.1 $\mu$ F capacitor between this pin and the VSS pin. |
| 15, 105     | VCC      | —                  | Power supply input pins                                                                      |
| 16, 47, 106 | VSS      | —                  | GND power supply pins                                                                        |

\*1 : For I/O circuit type, refer to “■ I/O CIRCUIT TYPES”.

\*2 : The I/O circuit type is D for Flash memory products and E for evaluation products.

| Type | Circuit                                                                                                                                                                                                                                                                                                                                          | Remarks                                                                                                                                                                                                                                                                                                                                         |
|------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| E    |  <p>Pull-down resistor</p> <p>CMOS hysteresis input</p>                                                                                                                                                                                                         | <p>Input-only pin (with pull-down resistance)</p> <ul style="list-style-type: none"> <li>Attached pull-down resistance: approx. 50 kΩ</li> <li>CMOS hysteresis input (<math>V_{IH}/V_{IL} = 0.8 V_{CC}/0.2 V_{CC}</math>)</li> </ul> <p>Note: The MD2 pin of the evaluation products uses this circuit type.</p>                                |
| F    |  <p>P-ch Pout</p> <p>N-ch Nout</p> <p>LCD input</p> <p>CMOS hysteresis input<br/>Standby control signal or<br/>LCD input enable signal</p> <p>Automotive input<br/>Standby control signal or<br/>LCD input enable signal</p>                                   | <p>LCD output common general-purpose port</p> <ul style="list-style-type: none"> <li>CMOS output (<math>I_{OH}/I_{OL} = \pm 4 \text{ mA}</math>)</li> <li>Hysteresis input (<math>V_{IH}/V_{IL} = 0.8 V_{CC}/0.2 V_{CC}</math>)</li> <li>Automotive input (<math>V_{IH}/V_{IL} = 0.8 V_{CC}/0.5 V_{CC}</math>)</li> </ul>                       |
| G    |  <p>P-ch Pout</p> <p>N-ch Nout</p> <p>LCDC reference power supply input</p> <p>CMOS hysteresis input<br/>Standby control signal or<br/>LCD output switching signal</p> <p>Automotive input<br/>Standby control signal or<br/>LCD output switching signal</p> | <p>LCDC reference power supply common general-purpose port</p> <ul style="list-style-type: none"> <li>CMOS output (<math>I_{OH}/I_{OL} = \pm 4 \text{ mA}</math>)</li> <li>CMOS hysteresis input (<math>V_{IH}/V_{IL} = 0.8 V_{CC}/0.2 V_{CC}</math>)</li> <li>Automotive input (<math>V_{IH}/V_{IL} = 0.8 V_{CC}/0.5 V_{CC}</math>)</li> </ul> |

(Continued)

- **Serial communication**

In serial communication, reception of wrong data may occur due to noise or other causes. Therefore, design a printed circuit board to prevent noise from occurring. Taking account of the reception of wrong data, detect errors by measures such as adding a checksum to the end of data. If an error is detected, retransmit the data.

- **Characteristic difference between flash device and MASK ROM device**

In the flash device and the MASK ROM device, the electrical characteristic including current consumption, ESD, latch-up, the noise characteristic, and oscillation characteristic, etc. is different according to the difference between the chip layout and the memory structure.

Reconfirm the electrical characteristic when the product is replaced by another product of the same series.

| Address                                          | Register name                                                    | Symbol  | Read/write | Resource name     | Initial value         |
|--------------------------------------------------|------------------------------------------------------------------|---------|------------|-------------------|-----------------------|
| 003700 <sub>H</sub><br>to<br>0037FF <sub>H</sub> | Area reserved for CAN Controller 2. Refer to “■ CAN CONTROLLERS” |         |            |                   |                       |
| 003800 <sub>H</sub><br>to<br>0038FF <sub>H</sub> | Area reserved for CAN Controller 3. Refer to “■ CAN CONTROLLERS” |         |            |                   |                       |
| 003900 <sub>H</sub><br>to<br>00391F <sub>H</sub> | (Disabled)                                                       |         |            |                   |                       |
| 003920 <sub>H</sub>                              | PPG0 down counter register                                       | PDCR0   | R          | 16-bit PPG0       | 11111111 <sub>B</sub> |
| 003921 <sub>H</sub>                              |                                                                  |         |            |                   | 11111111 <sub>B</sub> |
| 003922 <sub>H</sub>                              | PPG0 cycle setting register                                      | PCSR0   | W          |                   | 11111111 <sub>B</sub> |
| 003923 <sub>H</sub>                              |                                                                  |         |            |                   | 11111111 <sub>B</sub> |
| 003924 <sub>H</sub>                              | PPG0 duty setting register                                       | PDUT0   | W          | 16-bit PPG0       | 00000000 <sub>B</sub> |
| 003925 <sub>H</sub>                              |                                                                  |         |            |                   | 00000000 <sub>B</sub> |
| 003926 <sub>H</sub>                              | PPG0 output division setting register                            | PPGDIV0 | R/W, R     |                   | 11111100 <sub>B</sub> |
| 003927 <sub>H</sub>                              | (Disabled)                                                       |         |            |                   |                       |
| 003928 <sub>H</sub>                              | PPG1 down counter register                                       | PDCR1   | R          | 16-bit PPG1       | 11111111 <sub>B</sub> |
| 003929 <sub>H</sub>                              |                                                                  |         |            |                   | 11111111 <sub>B</sub> |
| 00392A <sub>H</sub>                              | PPG1 cycle setting register                                      | PCSR1   | W          |                   | 11111111 <sub>B</sub> |
| 00392B <sub>H</sub>                              |                                                                  |         |            |                   | 11111111 <sub>B</sub> |
| 00392C <sub>H</sub>                              | PPG1 duty setting register                                       | PDUT1   | W          |                   | 00000000 <sub>B</sub> |
| 00392D <sub>H</sub>                              |                                                                  |         |            |                   | 00000000 <sub>B</sub> |
| 00392E <sub>H</sub>                              | PPG1output division setting register                             | PPGDIV1 | R/W, R     |                   | 11111100 <sub>B</sub> |
| 00392F <sub>H</sub>                              | (Disabled)                                                       |         |            |                   |                       |
| 003930 <sub>H</sub>                              | PPG2 down counter register                                       | PDCR2   | R          | 16-bit PPG2       | 11111111 <sub>B</sub> |
| 003931 <sub>H</sub>                              |                                                                  |         |            |                   | 11111111 <sub>B</sub> |
| 003932 <sub>H</sub>                              | PPG2 cycle setting register                                      | PCSR2   | W          |                   | 11111111 <sub>B</sub> |
| 003933 <sub>H</sub>                              |                                                                  |         |            |                   | 11111111 <sub>B</sub> |
| 003934 <sub>H</sub>                              | PPG2 duty setting register                                       | PDUT2   | W          |                   | 00000000 <sub>B</sub> |
| 003935 <sub>H</sub>                              |                                                                  |         |            |                   | 00000000 <sub>B</sub> |
| 003936 <sub>H</sub>                              | PPG2 output division setting register                            | PPGDIV2 | R/W, R     |                   | 11111100 <sub>B</sub> |
| 003937 <sub>H</sub><br>to<br>00393F <sub>H</sub> | (Disabled)                                                       |         |            |                   |                       |
| 003940 <sub>H</sub>                              | Input capture register 4                                         | IPCP4   | R          | Input capture 4/5 | XXXXXXXX <sub>B</sub> |
| 003941 <sub>H</sub>                              |                                                                  |         |            |                   | XXXXXXXX <sub>B</sub> |
| 003942 <sub>H</sub>                              | Input capture register 5                                         | IPCP5   | R          |                   | XXXXXXXX <sub>B</sub> |
| 003943 <sub>H</sub>                              |                                                                  |         |            |                   | XXXXXXXX <sub>B</sub> |

(Continued)

# MB90920 Series

| Address                                          | Register name                            | Symbol          | Read/write | Resource name                | Initial value         |
|--------------------------------------------------|------------------------------------------|-----------------|------------|------------------------------|-----------------------|
| 003944 <sub>H</sub>                              | Input capture register 6                 | IPCP6           | R          | Input capture 6/7            | XXXXXXXX <sub>B</sub> |
| 003945 <sub>H</sub>                              |                                          |                 |            |                              | XXXXXXXX <sub>B</sub> |
| 003946 <sub>H</sub>                              | Input capture register 7                 | IPCP7           | R          |                              | XXXXXXXX <sub>B</sub> |
| 003947 <sub>H</sub>                              |                                          |                 |            |                              | XXXXXXXX <sub>B</sub> |
| 003948 <sub>H</sub><br>to<br>00394F <sub>H</sub> | (Disabled)                               |                 |            |                              |                       |
| 003950 <sub>H</sub>                              | Minute data register 2/Reload register 2 | TMR2/<br>TMRLR2 | R/W        | 16-bit reload timer<br>2     | XXXXXXXX <sub>B</sub> |
| 003951 <sub>H</sub>                              |                                          |                 |            |                              | XXXXXXXX <sub>B</sub> |
| 003952 <sub>H</sub>                              | Minute data register 3/Reload register 3 | TMR3/<br>TMRLR3 | R/W        | 16-bit reload timer<br>3     | XXXXXXXX <sub>B</sub> |
| 003953 <sub>H</sub>                              |                                          |                 |            |                              | XXXXXXXX <sub>B</sub> |
| 003954 <sub>H</sub><br>to<br>003957 <sub>H</sub> | (Disabled)                               |                 |            |                              |                       |
| 003958 <sub>H</sub>                              | Sub second data register                 | WTBR            | R/W        | Real time<br>watch timer     | XXXXXXXX <sub>B</sub> |
| 003959 <sub>H</sub>                              |                                          |                 |            |                              | XXXXXXXX <sub>B</sub> |
| 00395A <sub>H</sub>                              |                                          |                 |            |                              | XXXXXXXX <sub>B</sub> |
| 00395B <sub>H</sub>                              | Second data register                     | WTSR            | R/W        |                              | XX000000 <sub>B</sub> |
| 00395C <sub>H</sub>                              | Minute data register                     | WTMR            | R/W        |                              | XX000000 <sub>B</sub> |
| 00395D <sub>H</sub>                              | Hour data register                       | WTHR            | R/W        |                              | XXX00000 <sub>B</sub> |
| 00395E <sub>H</sub>                              | Day data register                        | WTDR            | R/W        |                              | 00X00001 <sub>B</sub> |
| 00395F <sub>H</sub>                              | (Disabled)                               |                 |            |                              |                       |
| 003960 <sub>H</sub>                              | LCD display RAM                          | VRAM            | R/W        | LCD<br>controller/<br>driver | XXXXXXXX <sub>B</sub> |
| 003961 <sub>H</sub>                              |                                          |                 |            |                              | XXXXXXXX <sub>B</sub> |
| 003962 <sub>H</sub>                              |                                          |                 |            |                              | XXXXXXXX <sub>B</sub> |
| 003963 <sub>H</sub>                              |                                          |                 |            |                              | XXXXXXXX <sub>B</sub> |
| 003964 <sub>H</sub>                              |                                          |                 |            |                              | XXXXXXXX <sub>B</sub> |
| 003965 <sub>H</sub>                              |                                          |                 |            |                              | XXXXXXXX <sub>B</sub> |
| 003966 <sub>H</sub>                              |                                          |                 |            |                              | XXXXXXXX <sub>B</sub> |
| 003967 <sub>H</sub>                              |                                          |                 |            |                              | XXXXXXXX <sub>B</sub> |
| 003968 <sub>H</sub>                              |                                          |                 |            |                              | XXXXXXXX <sub>B</sub> |
| 003969 <sub>H</sub>                              |                                          |                 |            |                              | XXXXXXXX <sub>B</sub> |
| 00396A <sub>H</sub>                              |                                          |                 |            |                              | XXXXXXXX <sub>B</sub> |
| 00396B <sub>H</sub>                              |                                          |                 |            |                              | XXXXXXXX <sub>B</sub> |
| 00396C <sub>H</sub>                              |                                          |                 |            |                              | XXXXXXXX <sub>B</sub> |
| 00396D <sub>H</sub>                              |                                          |                 |            |                              | XXXXXXXX <sub>B</sub> |
| 00396E <sub>H</sub>                              |                                          |                 |            |                              | XXXXXXXX <sub>B</sub> |
| 00396F <sub>H</sub>                              |                                          |                 |            |                              | XXXXXXXX <sub>B</sub> |

(Continued)

| Address                                          | Register name              | Symbol | Read/write | Resource name               | Initial value         |
|--------------------------------------------------|----------------------------|--------|------------|-----------------------------|-----------------------|
| 003970 <sub>H</sub><br>to<br>003973 <sub>H</sub> | (Disabled)                 |        |            |                             |                       |
| 003974 <sub>H</sub>                              | Frequency data register 1  | SGFR1  | R/W        | Sound generator 1           | XXXXXXXX <sub>B</sub> |
| 003975 <sub>H</sub>                              | Amplitude data register 1  | SGAR1  | R/W        |                             | 00000000 <sub>B</sub> |
| 003976 <sub>H</sub>                              | Decrement grade register 1 | SGDR1  | R/W        |                             | XXXXXXXX <sub>B</sub> |
| 003977 <sub>H</sub>                              | Tone count register 1      | SGTR1  | R/W        |                             | XXXXXXXX <sub>B</sub> |
| 003978 <sub>H</sub><br>to<br>00397F <sub>H</sub> | (Disabled)                 |        |            |                             |                       |
| 003980 <sub>H</sub>                              | PWM1 compare register 0    | PWC10  | R/W        | Stepping motor controller 0 | XXXXXXXX <sub>B</sub> |
| 003981 <sub>H</sub>                              |                            |        |            |                             | XXXXXXXX <sub>B</sub> |
| 003982 <sub>H</sub>                              | PWM2 compare register 0    | PWC20  | R/W        |                             | XXXXXXXX <sub>B</sub> |
| 003983 <sub>H</sub>                              |                            |        |            |                             | XXXXXXXX <sub>B</sub> |
| 003984 <sub>H</sub>                              | PWM1 select register 0     | PWS10  | R/W        |                             | 00000000 <sub>B</sub> |
| 003985 <sub>H</sub>                              | PWM2 select register 0     | PWS20  | R/W        |                             | X0000000 <sub>B</sub> |
| 003986 <sub>H</sub> ,<br>003987 <sub>H</sub>     | (Disabled)                 |        |            |                             |                       |
| 003988 <sub>H</sub>                              | PWM1 compare register 1    | PWC11  | R/W        | Stepping motor controller 1 | XXXXXXXX <sub>B</sub> |
| 003989 <sub>H</sub>                              |                            |        |            |                             | XXXXXXXX <sub>B</sub> |
| 00398A <sub>H</sub>                              | PWM2 compare register 1    | PWC21  | R/W        |                             | XXXXXXXX <sub>B</sub> |
| 00398B <sub>H</sub>                              |                            |        |            |                             | XXXXXXXX <sub>B</sub> |
| 00398C <sub>H</sub>                              | PWM1 select register 1     | PWS11  | R/W        |                             | 00000000 <sub>B</sub> |
| 00398D <sub>H</sub>                              | PWM2 select register 1     | PWS21  | R/W        |                             | X0000000 <sub>B</sub> |
| 00398E <sub>H</sub> ,<br>00398F <sub>H</sub>     | (Disabled)                 |        |            |                             |                       |
| 003990 <sub>H</sub>                              | PWM1 compare register 2    | PWC12  | R/W        | Stepping motor controller 2 | XXXXXXXX <sub>B</sub> |
| 003991 <sub>H</sub>                              |                            |        |            |                             | XXXXXXXX <sub>B</sub> |
| 003992 <sub>H</sub>                              | PWM2 compare register 2    | PWC22  | R/W        |                             | XXXXXXXX <sub>B</sub> |
| 003993 <sub>H</sub>                              |                            |        |            |                             | XXXXXXXX <sub>B</sub> |
| 003994 <sub>H</sub>                              | PWM1 select register 2     | PWS12  | R/W        |                             | 00000000 <sub>B</sub> |
| 003995 <sub>H</sub>                              | PWM2 select register 2     | PWS22  | R/W        |                             | X0000000 <sub>B</sub> |
| 003996 <sub>H</sub> ,<br>003997 <sub>H</sub>     | (Disabled)                 |        |            |                             |                       |

(Continued)

# MB90920 Series

List of Control Registers(2)

| Address             |                     |                     |                     | Register                           | Abbreviation | Access | Initial Value                                   |
|---------------------|---------------------|---------------------|---------------------|------------------------------------|--------------|--------|-------------------------------------------------|
| CAN0                | CAN1                | CAN2                | CAN3                |                                    |              |        |                                                 |
| 000040 <sub>H</sub> | 000070 <sub>H</sub> | 0039C0 <sub>H</sub> | 0039D0 <sub>H</sub> | Message buffer valid register      | BVALR        | R/W    | 00000000 <sub>B</sub><br>00000000 <sub>B</sub>  |
| 000041 <sub>H</sub> | 000071 <sub>H</sub> | 0039C1 <sub>H</sub> | 0039D1 <sub>H</sub> |                                    |              |        |                                                 |
| 000042 <sub>H</sub> | 000072 <sub>H</sub> | 0039C2 <sub>H</sub> | 0039D2 <sub>H</sub> | Transmit request register          | TREQR        | R/W    | 00000000 <sub>B</sub><br>00000000 <sub>B</sub>  |
| 000043 <sub>H</sub> | 000073 <sub>H</sub> | 0039C3 <sub>H</sub> | 0039D3 <sub>H</sub> |                                    |              |        |                                                 |
| 000044 <sub>H</sub> | 000074 <sub>H</sub> | 0039C4 <sub>H</sub> | 0039D4 <sub>H</sub> | Transmit cancel register           | TCANR        | W      | 00000000 <sub>B</sub><br>00000000 <sub>B</sub>  |
| 000045 <sub>H</sub> | 000075 <sub>H</sub> | 0039C5 <sub>H</sub> | 0039D5 <sub>H</sub> |                                    |              |        |                                                 |
| 000046 <sub>H</sub> | 000076 <sub>H</sub> | 0039C6 <sub>H</sub> | 0039D6 <sub>H</sub> | Transmit complete register         | TCR          | R/W    | 00000000 <sub>B</sub><br>00000000 <sub>B</sub>  |
| 000047 <sub>H</sub> | 000077 <sub>H</sub> | 0039C7 <sub>H</sub> | 0039D7 <sub>H</sub> |                                    |              |        |                                                 |
| 000048 <sub>H</sub> | 000078 <sub>H</sub> | 0039C8 <sub>H</sub> | 0039D8 <sub>H</sub> | Receive complete register          | RCR          | R/W    | 00000000 <sub>B</sub><br>00000000 <sub>B</sub>  |
| 000049 <sub>H</sub> | 000079 <sub>H</sub> | 0039C9 <sub>H</sub> | 0039D9 <sub>H</sub> |                                    |              |        |                                                 |
| 00004A <sub>H</sub> | 00007A <sub>H</sub> | 0039CA <sub>H</sub> | 0039DA <sub>H</sub> | Remote request receive register    | RRTRR        | R/W    | 00000000 <sub>B</sub><br>00000000 <sub>B</sub>  |
| 00004B <sub>H</sub> | 00007B <sub>H</sub> | 0039CB <sub>H</sub> | 0039DB <sub>H</sub> |                                    |              |        |                                                 |
| 00004C <sub>H</sub> | 00007C <sub>H</sub> | 0039CC <sub>H</sub> | 0039DC <sub>H</sub> | Receive overrun register           | ROVRR        | R/W    | 00000000 <sub>B</sub><br>00000000 <sub>B</sub>  |
| 00004D <sub>H</sub> | 00007D <sub>H</sub> | 0039CD <sub>H</sub> | 0039DD <sub>H</sub> |                                    |              |        |                                                 |
| 00004E <sub>H</sub> | 00007E <sub>H</sub> | 0039CE <sub>H</sub> | 0039DE <sub>H</sub> | Receive interrupt enable register  | RIER         | R/W    | 00000000 <sub>B</sub><br>00000000 <sub>B</sub>  |
| 00004F <sub>H</sub> | 00007F <sub>H</sub> | 0039CF <sub>H</sub> | 0039DF <sub>H</sub> |                                    |              |        |                                                 |
| 003C08 <sub>H</sub> | 003D08 <sub>H</sub> | 003E08 <sub>H</sub> | 003F08 <sub>H</sub> | IDE register                       | IDER         | R/W    | XXXXXXXX <sub>B</sub>                           |
| 003C09 <sub>H</sub> | 003D09 <sub>H</sub> | 003E09 <sub>H</sub> | 003F09 <sub>H</sub> |                                    |              |        | XXXXXXXX <sub>B</sub>                           |
| 003C0A <sub>H</sub> | 003D0A <sub>H</sub> | 003E0A <sub>H</sub> | 003F0A <sub>H</sub> | Transmit RTR register              | TRTRR        | R/W    | 00000000 <sub>B</sub>                           |
| 003C0B <sub>H</sub> | 003D0B <sub>H</sub> | 003E0B <sub>H</sub> | 003F0B <sub>H</sub> |                                    |              |        | 00000000 <sub>B</sub>                           |
| 003C0C <sub>H</sub> | 003D0C <sub>H</sub> | 003E0C <sub>H</sub> | 003F0C <sub>H</sub> | Remote frame receive wait register | RFWTR        | R/W    | XXXXXXXX <sub>B</sub><br>XXXXXXXX <sub>B</sub>  |
| 003C0D <sub>H</sub> | 003D0D <sub>H</sub> | 003E0D <sub>H</sub> | 003F0D <sub>H</sub> |                                    |              |        |                                                 |
| 003C0E <sub>H</sub> | 003D0E <sub>H</sub> | 003E0E <sub>H</sub> | 003F0E <sub>H</sub> | Transmit interrupt enable register | TIER         | R/W    | 00000000 <sub>B</sub><br>00000000 <sub>B</sub>  |
| 003C0F <sub>H</sub> | 003D0F <sub>H</sub> | 003E0F <sub>H</sub> | 003F0F <sub>H</sub> |                                    |              |        |                                                 |
| 003C10 <sub>H</sub> | 003D10 <sub>H</sub> | 003E10 <sub>H</sub> | 003F10 <sub>H</sub> | Acceptance mask select register    | AMSR         | R/W    | XXXXXXXX <sub>B</sub><br>XXXXXXXX <sub>B</sub>  |
| 003C11 <sub>H</sub> | 003D11 <sub>H</sub> | 003E11 <sub>H</sub> | 003F11 <sub>H</sub> |                                    |              |        | XXXXXXXX <sub>B</sub><br>XXXXXXXX <sub>B</sub>  |
| 003C12 <sub>H</sub> | 003D12 <sub>H</sub> | 003E12 <sub>H</sub> | 003F12 <sub>H</sub> |                                    |              |        |                                                 |
| 003C13 <sub>H</sub> | 003D13 <sub>H</sub> | 003E13 <sub>H</sub> | 003F13 <sub>H</sub> |                                    |              |        |                                                 |
| 003C14 <sub>H</sub> | 003D14 <sub>H</sub> | 003E14 <sub>H</sub> | 003F14 <sub>H</sub> | Acceptance mask register 0         | AMR0         | R/W    | XXXXXXXX <sub>B</sub><br>XXXXXXXX <sub>B</sub>  |
| 003C15 <sub>H</sub> | 003D15 <sub>H</sub> | 003E15 <sub>H</sub> | 003F15 <sub>H</sub> |                                    |              |        |                                                 |
| 003C16 <sub>H</sub> | 003D16 <sub>H</sub> | 003E16 <sub>H</sub> | 003F16 <sub>H</sub> |                                    |              |        | XXXXXX--- <sub>B</sub><br>XXXXXXXX <sub>B</sub> |
| 003C17 <sub>H</sub> | 003D17 <sub>H</sub> | 003E17 <sub>H</sub> | 003F17 <sub>H</sub> |                                    |              |        |                                                 |
| 003C18 <sub>H</sub> | 003D18 <sub>H</sub> | 003E18 <sub>H</sub> | 003F18 <sub>H</sub> | Acceptance mask register 1         | AMR1         | R/W    | XXXXXXXX <sub>B</sub><br>XXXXXXXX <sub>B</sub>  |
| 003C19 <sub>H</sub> | 003D19 <sub>H</sub> | 003E19 <sub>H</sub> | 003F19 <sub>H</sub> |                                    |              |        |                                                 |
| 003C1A <sub>H</sub> | 003D1A <sub>H</sub> | 003E1A <sub>H</sub> | 003F1A <sub>H</sub> |                                    |              |        | XXXXXX--- <sub>B</sub><br>XXXXXXXX <sub>B</sub> |
| 003C1B <sub>H</sub> | 003D1B <sub>H</sub> | 003E1B <sub>H</sub> | 003F1B <sub>H</sub> |                                    |              |        |                                                 |

**List of Message Buffers (ID Registers)**

| Address                                          |                                                  |                                                  |                                                  | Register            | Abbreviation | Access | Initial Value                                        |
|--------------------------------------------------|--------------------------------------------------|--------------------------------------------------|--------------------------------------------------|---------------------|--------------|--------|------------------------------------------------------|
| CAN0                                             | CAN1                                             | CAN2                                             | CAN3                                             |                     |              |        |                                                      |
| 003A00 <sub>H</sub><br>to<br>003A1F <sub>H</sub> | 003B00 <sub>H</sub><br>to<br>003B1F <sub>H</sub> | 003700 <sub>H</sub><br>to<br>00371F <sub>H</sub> | 003800 <sub>H</sub><br>to<br>00381F <sub>H</sub> | General-purpose RAM | —            | R/W    | XXXXXXXX <sub>B</sub><br>to<br>XXXXXXXX <sub>B</sub> |
| 003A20 <sub>H</sub>                              | 003B20 <sub>H</sub>                              | 003720 <sub>H</sub>                              | 003820 <sub>H</sub>                              | ID register 0       | IDR0         | R/W    | XXXXXXXX <sub>B</sub><br>XXXXXXXX <sub>B</sub>       |
| 003A21 <sub>H</sub>                              | 003B21 <sub>H</sub>                              | 003721 <sub>H</sub>                              | 003821 <sub>H</sub>                              |                     |              |        | XXXXXX--- <sub>B</sub><br>XXXXXXXX <sub>B</sub>      |
| 003A22 <sub>H</sub>                              | 003B22 <sub>H</sub>                              | 003722 <sub>H</sub>                              | 003822 <sub>H</sub>                              |                     |              |        |                                                      |
| 003A23 <sub>H</sub>                              | 003B23 <sub>H</sub>                              | 003723 <sub>H</sub>                              | 003823 <sub>H</sub>                              |                     |              |        |                                                      |
| 003A24 <sub>H</sub>                              | 003B24 <sub>H</sub>                              | 003724 <sub>H</sub>                              | 003824 <sub>H</sub>                              | ID register 1       | IDR1         | R/W    | XXXXXXXX <sub>B</sub><br>XXXXXXXX <sub>B</sub>       |
| 003A25 <sub>H</sub>                              | 003B25 <sub>H</sub>                              | 003725 <sub>H</sub>                              | 003825 <sub>H</sub>                              |                     |              |        | XXXXXX--- <sub>B</sub><br>XXXXXXXX <sub>B</sub>      |
| 003A26 <sub>H</sub>                              | 003B26 <sub>H</sub>                              | 003726 <sub>H</sub>                              | 003826 <sub>H</sub>                              |                     |              |        |                                                      |
| 003A27 <sub>H</sub>                              | 003B27 <sub>H</sub>                              | 003727 <sub>H</sub>                              | 003827 <sub>H</sub>                              |                     |              |        |                                                      |
| 003A28 <sub>H</sub>                              | 003B28 <sub>H</sub>                              | 003728 <sub>H</sub>                              | 003828 <sub>H</sub>                              | ID register 2       | IDR2         | R/W    | XXXXXXXX <sub>B</sub><br>XXXXXXXX <sub>B</sub>       |
| 003A29 <sub>H</sub>                              | 003B29 <sub>H</sub>                              | 003729 <sub>H</sub>                              | 003829 <sub>H</sub>                              |                     |              |        | XXXXXX--- <sub>B</sub><br>XXXXXXXX <sub>B</sub>      |
| 003A2A <sub>H</sub>                              | 003B2A <sub>H</sub>                              | 00372A <sub>H</sub>                              | 00382A <sub>H</sub>                              |                     |              |        |                                                      |
| 003A2B <sub>H</sub>                              | 003B2B <sub>H</sub>                              | 00372B <sub>H</sub>                              | 00382B <sub>H</sub>                              |                     |              |        |                                                      |
| 003A2C <sub>H</sub>                              | 003B2C <sub>H</sub>                              | 00372C <sub>H</sub>                              | 00382C <sub>H</sub>                              | ID register 3       | IDR3         | R/W    | XXXXXXXX <sub>B</sub><br>XXXXXXXX <sub>B</sub>       |
| 003A2D <sub>H</sub>                              | 003B2D <sub>H</sub>                              | 00372D <sub>H</sub>                              | 00382D <sub>H</sub>                              |                     |              |        | XXXXXX--- <sub>B</sub><br>XXXXXXXX <sub>B</sub>      |
| 003A2E <sub>H</sub>                              | 003B2E <sub>H</sub>                              | 00372E <sub>H</sub>                              | 00382E <sub>H</sub>                              |                     |              |        |                                                      |
| 003A2F <sub>H</sub>                              | 003B2F <sub>H</sub>                              | 00372F <sub>H</sub>                              | 00382F <sub>H</sub>                              |                     |              |        |                                                      |
| 003A30 <sub>H</sub>                              | 003B30 <sub>H</sub>                              | 003730 <sub>H</sub>                              | 003830 <sub>H</sub>                              | ID register 4       | IDR4         | R/W    | XXXXXXXX <sub>B</sub><br>XXXXXXXX <sub>B</sub>       |
| 003A31 <sub>H</sub>                              | 003B31 <sub>H</sub>                              | 003731 <sub>H</sub>                              | 003831 <sub>H</sub>                              |                     |              |        | XXXXXX--- <sub>B</sub><br>XXXXXXXX <sub>B</sub>      |
| 003A32 <sub>H</sub>                              | 003B32 <sub>H</sub>                              | 003732 <sub>H</sub>                              | 003832 <sub>H</sub>                              |                     |              |        |                                                      |
| 003A33 <sub>H</sub>                              | 003B33 <sub>H</sub>                              | 003733 <sub>H</sub>                              | 003833 <sub>H</sub>                              |                     |              |        |                                                      |
| 003A34 <sub>H</sub>                              | 003B34 <sub>H</sub>                              | 003734 <sub>H</sub>                              | 003834 <sub>H</sub>                              | ID register 5       | IDR5         | R/W    | XXXXXXXX <sub>B</sub><br>XXXXXXXX <sub>B</sub>       |
| 003A35 <sub>H</sub>                              | 003B35 <sub>H</sub>                              | 003735 <sub>H</sub>                              | 003835 <sub>H</sub>                              |                     |              |        | XXXXXX--- <sub>B</sub><br>XXXXXXXX <sub>B</sub>      |
| 003A36 <sub>H</sub>                              | 003B36 <sub>H</sub>                              | 003736 <sub>H</sub>                              | 003836 <sub>H</sub>                              |                     |              |        |                                                      |
| 003A37 <sub>H</sub>                              | 003B37 <sub>H</sub>                              | 003737 <sub>H</sub>                              | 003837 <sub>H</sub>                              |                     |              |        |                                                      |
| 003A38 <sub>H</sub>                              | 003B38 <sub>H</sub>                              | 003738 <sub>H</sub>                              | 003838 <sub>H</sub>                              | ID register 6       | IDR6         | R/W    | XXXXXXXX <sub>B</sub><br>XXXXXXXX <sub>B</sub>       |
| 003A39 <sub>H</sub>                              | 003B39 <sub>H</sub>                              | 003739 <sub>H</sub>                              | 003839 <sub>H</sub>                              |                     |              |        | XXXXXX--- <sub>B</sub><br>XXXXXXXX <sub>B</sub>      |
| 003A3A <sub>H</sub>                              | 003B3A <sub>H</sub>                              | 00373A <sub>H</sub>                              | 00383A <sub>H</sub>                              |                     |              |        |                                                      |
| 003A3B <sub>H</sub>                              | 003B3B <sub>H</sub>                              | 00373B <sub>H</sub>                              | 00383B <sub>H</sub>                              |                     |              |        |                                                      |
| 003A3C <sub>H</sub>                              | 003B3C <sub>H</sub>                              | 00373C <sub>H</sub>                              | 00383C <sub>H</sub>                              | ID register 7       | IDR7         | R/W    | XXXXXXXX <sub>B</sub><br>XXXXXXXX <sub>B</sub>       |
| 003A3D <sub>H</sub>                              | 003B3D <sub>H</sub>                              | 00373D <sub>H</sub>                              | 00383D <sub>H</sub>                              |                     |              |        | XXXXXX--- <sub>B</sub><br>XXXXXXXX <sub>B</sub>      |
| 003A3E <sub>H</sub>                              | 003B3E <sub>H</sub>                              | 00373E <sub>H</sub>                              | 00383E <sub>H</sub>                              |                     |              |        |                                                      |
| 003A3F <sub>H</sub>                              | 003B3F <sub>H</sub>                              | 00373F <sub>H</sub>                              | 00383F <sub>H</sub>                              |                     |              |        |                                                      |

(Continued)

# MB90920 Series

(Continued)

| Address             |                     |                     |                     | Register       | Abbreviation | Access | Initial Value                                   |
|---------------------|---------------------|---------------------|---------------------|----------------|--------------|--------|-------------------------------------------------|
| CAN0                | CAN1                | CAN2                | CAN3                |                |              |        |                                                 |
| 003A40 <sub>H</sub> | 003B40 <sub>H</sub> | 003740 <sub>H</sub> | 003840 <sub>H</sub> | ID register 8  | IDR8         | R/W    | XXXXXXXX <sub>B</sub><br>XXXXXXXX <sub>B</sub>  |
| 003A41 <sub>H</sub> | 003B41 <sub>H</sub> | 003741 <sub>H</sub> | 003841 <sub>H</sub> |                |              |        | XXXXXX--- <sub>B</sub><br>XXXXXXXX <sub>B</sub> |
| 003A42 <sub>H</sub> | 003B42 <sub>H</sub> | 003742 <sub>H</sub> | 003842 <sub>H</sub> |                |              |        |                                                 |
| 003A43 <sub>H</sub> | 003B43 <sub>H</sub> | 003743 <sub>H</sub> | 003843 <sub>H</sub> |                |              |        |                                                 |
| 003A44 <sub>H</sub> | 003B44 <sub>H</sub> | 003744 <sub>H</sub> | 003844 <sub>H</sub> | ID register 9  | IDR9         | R/W    | XXXXXXXX <sub>B</sub><br>XXXXXXXX <sub>B</sub>  |
| 003A45 <sub>H</sub> | 003B45 <sub>H</sub> | 003745 <sub>H</sub> | 003845 <sub>H</sub> |                |              |        | XXXXXX--- <sub>B</sub><br>XXXXXXXX <sub>B</sub> |
| 003A46 <sub>H</sub> | 003B46 <sub>H</sub> | 003746 <sub>H</sub> | 003846 <sub>H</sub> |                |              |        |                                                 |
| 003A47 <sub>H</sub> | 003B47 <sub>H</sub> | 003747 <sub>H</sub> | 003847 <sub>H</sub> |                |              |        |                                                 |
| 003A48 <sub>H</sub> | 003B48 <sub>H</sub> | 003748 <sub>H</sub> | 003848 <sub>H</sub> | ID register 10 | IDR10        | R/W    | XXXXXXXX <sub>B</sub><br>XXXXXXXX <sub>B</sub>  |
| 003A49 <sub>H</sub> | 003B49 <sub>H</sub> | 003749 <sub>H</sub> | 003849 <sub>H</sub> |                |              |        | XXXXXX--- <sub>B</sub><br>XXXXXXXX <sub>B</sub> |
| 003A4A <sub>H</sub> | 003B4A <sub>H</sub> | 00374A <sub>H</sub> | 00384A <sub>H</sub> |                |              |        |                                                 |
| 003A4B <sub>H</sub> | 003B4B <sub>H</sub> | 00374B <sub>H</sub> | 00384B <sub>H</sub> |                |              |        |                                                 |
| 003A4C <sub>H</sub> | 003B4C <sub>H</sub> | 00374C <sub>H</sub> | 00384C <sub>H</sub> | ID register 11 | IDR11        | R/W    | XXXXXXXX <sub>B</sub><br>XXXXXXXX <sub>B</sub>  |
| 003A4D <sub>H</sub> | 003B4D <sub>H</sub> | 00374D <sub>H</sub> | 00384D <sub>H</sub> |                |              |        | XXXXXX--- <sub>B</sub><br>XXXXXXXX <sub>B</sub> |
| 003A4E <sub>H</sub> | 003B4E <sub>H</sub> | 00374E <sub>H</sub> | 00384E <sub>H</sub> |                |              |        |                                                 |
| 003A4F <sub>H</sub> | 003B4F <sub>H</sub> | 00374F <sub>H</sub> | 00384F <sub>H</sub> |                |              |        |                                                 |
| 003A50 <sub>H</sub> | 003B50 <sub>H</sub> | 003750 <sub>H</sub> | 003850 <sub>H</sub> | ID register 12 | IDR12        | R/W    | XXXXXXXX <sub>B</sub><br>XXXXXXXX <sub>B</sub>  |
| 003A51 <sub>H</sub> | 003B51 <sub>H</sub> | 003751 <sub>H</sub> | 003851 <sub>H</sub> |                |              |        | XXXXXX--- <sub>B</sub><br>XXXXXXXX <sub>B</sub> |
| 003A52 <sub>H</sub> | 003B52 <sub>H</sub> | 003752 <sub>H</sub> | 003852 <sub>H</sub> |                |              |        |                                                 |
| 003A53 <sub>H</sub> | 003B53 <sub>H</sub> | 003753 <sub>H</sub> | 003853 <sub>H</sub> |                |              |        |                                                 |
| 003A54 <sub>H</sub> | 003B54 <sub>H</sub> | 003754 <sub>H</sub> | 003854 <sub>H</sub> | ID register 13 | IDR13        | R/W    | XXXXXXXX <sub>B</sub><br>XXXXXXXX <sub>B</sub>  |
| 003A55 <sub>H</sub> | 003B55 <sub>H</sub> | 003755 <sub>H</sub> | 003855 <sub>H</sub> |                |              |        | XXXXXX--- <sub>B</sub><br>XXXXXXXX <sub>B</sub> |
| 003A56 <sub>H</sub> | 003B56 <sub>H</sub> | 003756 <sub>H</sub> | 003856 <sub>H</sub> |                |              |        |                                                 |
| 003A57 <sub>H</sub> | 003B57 <sub>H</sub> | 003757 <sub>H</sub> | 003857 <sub>H</sub> |                |              |        |                                                 |
| 003A58 <sub>H</sub> | 003B58 <sub>H</sub> | 003758 <sub>H</sub> | 003858 <sub>H</sub> | ID register 14 | IDR14        | R/W    | XXXXXXXX <sub>B</sub><br>XXXXXXXX <sub>B</sub>  |
| 003A59 <sub>H</sub> | 003B59 <sub>H</sub> | 003759 <sub>H</sub> | 003859 <sub>H</sub> |                |              |        | XXXXXX--- <sub>B</sub><br>XXXXXXXX <sub>B</sub> |
| 003A5A <sub>H</sub> | 003B5A <sub>H</sub> | 00375A <sub>H</sub> | 00385A <sub>H</sub> |                |              |        |                                                 |
| 003A5B <sub>H</sub> | 003B5B <sub>H</sub> | 00375B <sub>H</sub> | 00385B <sub>H</sub> |                |              |        |                                                 |
| 003A5C <sub>H</sub> | 003B5C <sub>H</sub> | 00375C <sub>H</sub> | 00385C <sub>H</sub> | ID register 15 | IDR15        | R/W    | XXXXXXXX <sub>B</sub><br>XXXXXXXX <sub>B</sub>  |
| 003A5D <sub>H</sub> | 003B5D <sub>H</sub> | 00375D <sub>H</sub> | 00385D <sub>H</sub> |                |              |        | XXXXXX--- <sub>B</sub><br>XXXXXXXX <sub>B</sub> |
| 003A5E <sub>H</sub> | 003B5E <sub>H</sub> | 00375E <sub>H</sub> | 00385E <sub>H</sub> |                |              |        |                                                 |
| 003A5F <sub>H</sub> | 003B5F <sub>H</sub> | 00375F <sub>H</sub> | 00385F <sub>H</sub> |                |              |        |                                                 |

# MB90920 Series

(Continued)

| Interrupt source                 | EI <sup>2</sup> OS corresponding | Interrupt vector |                 |                     | Interrupt control register |                        | Priority<br>*2 |
|----------------------------------|----------------------------------|------------------|-----------------|---------------------|----------------------------|------------------------|----------------|
|                                  |                                  | Number           |                 | Address             | ICR                        | Address                |                |
| UART 1 RX                        | ◎                                | #37              | 25 <sub>H</sub> | FFFF68 <sub>H</sub> | ICR13                      | 0000BD <sub>H</sub> *1 | High<br>↑      |
| UART 1 TX                        | △                                | #38              | 26 <sub>H</sub> | FFFF64 <sub>H</sub> |                            |                        |                |
| UART 0 RX                        | ◎                                | #39              | 27 <sub>H</sub> | FFFF60 <sub>H</sub> | ICR14                      | 0000BE <sub>H</sub> *1 | ↓<br>Low       |
| UART 0 TX                        | △                                | #40              | 28 <sub>H</sub> | FFFF5C <sub>H</sub> |                            |                        |                |
| Flash memory status              | ×                                | #41              | 29 <sub>H</sub> | FFFF58 <sub>H</sub> | ICR15                      | 0000BF <sub>H</sub> *1 |                |
| Delay interrupt generator module | ×                                | #42              | 2A <sub>H</sub> | FFFF54 <sub>H</sub> |                            |                        |                |

◎ : Usable, and has expanded intelligent I/O services (EI<sup>2</sup>OS) stop function

○ : Usable

△ : Usable when interrupt sources sharing ICR are not in use

×

\*1 : • Peripheral functions that share the ICR register have the same interrupt level.

• If the expanded intelligent I/O service (EI<sup>2</sup>OS) is used with peripheral functions that share the ICR register, only one of the peripheral functions that share the register can be used.

• When the expanded intelligent I/O service (EI<sup>2</sup>OS) is specified for one of the peripheral functions that shares the ICR register, interrupts cannot be used from the other peripheral functions that share the register.

\*2 : Priority applies when interrupts of the same level are generated.

## ■ ELECTRICAL CHARACTERISTICS

### 1. Absolute Maximum Ratings

| Parameter                              | Symbol                 | Rating                |                       | Unit | Remarks                               |
|----------------------------------------|------------------------|-----------------------|-----------------------|------|---------------------------------------|
|                                        |                        | Min                   | Max                   |      |                                       |
| Power supply voltage*1                 | V <sub>CC</sub>        | V <sub>SS</sub> – 0.3 | V <sub>SS</sub> + 6.0 | V    |                                       |
|                                        | AV <sub>CC</sub>       | V <sub>SS</sub> – 0.3 | V <sub>SS</sub> + 6.0 | V    | AV <sub>CC</sub> = V <sub>CC</sub> *2 |
|                                        | AVRH                   | V <sub>SS</sub> – 0.3 | V <sub>SS</sub> + 6.0 | V    | AV <sub>CC</sub> ≥ AVRH*2             |
|                                        | DV <sub>CC</sub>       | V <sub>SS</sub> – 0.3 | V <sub>SS</sub> + 6.0 | V    | DV <sub>CC</sub> = V <sub>CC</sub> *2 |
| Input voltage*1                        | V <sub>I</sub>         | V <sub>SS</sub> – 0.3 | V <sub>CC</sub> + 0.3 | V    | *3                                    |
| Output voltage*1                       | V <sub>O</sub>         | V <sub>SS</sub> – 0.3 | V <sub>CC</sub> + 0.3 | V    |                                       |
| Maximum clamp current                  | I <sub>CLAMP</sub>     | – 4                   | + 4                   | mA   | *7                                    |
| Total maximum clamp current            | Σ  I <sub>CLAMP</sub>  | —                     | 40                    | mA   | *7                                    |
| “L” level maximum output current*4     | I <sub>OL1</sub>       | —                     | 15                    | mA   | Except P70 to P77 and P80 to P87      |
|                                        | I <sub>OL2</sub>       | —                     | 40                    | mA   | P70 to P77 and P80 to P87             |
| “L” level average output current*5     | I <sub>OLAV1</sub>     | —                     | 4                     | mA   | Except P70 to P77 and P80 to P87      |
|                                        | I <sub>OLAV2</sub>     | —                     | 30                    | mA   | P70 to P77 and P80 to P87             |
| “L” level maximum total output current | ΣI <sub>OL1</sub>      | —                     | 100                   | mA   | Except P70 to P77 and P80 to P87      |
|                                        | ΣI <sub>OL2</sub>      | —                     | 330                   | mA   | P70 to P77 and P80 to P87             |
| “L” level average total output current | ΣI <sub>OLAV1</sub>    | —                     | 50                    | mA   | Except P70 to P77 and P80 to P87      |
|                                        | ΣI <sub>OLAV2</sub>    | —                     | 250                   | mA   | P70 to P77 and P80 to P87             |
| “H” level maximum output current       | I <sub>OH1</sub> *4    | —                     | –15                   | mA   | Except P70 to P77 and P80 to P87      |
|                                        | I <sub>OH2</sub> *4    | —                     | –40                   | mA   | P70 to P77 and P80 to P87             |
| “H” level average output current       | I <sub>OHAV1</sub> *5  | —                     | –4                    | mA   | Except P70 to P77 and P80 to P87      |
|                                        | I <sub>OHAV2</sub> *5  | —                     | –30                   | mA   | P70 to P77 and P80 to P87             |
| “H” level maximum total output current | ΣI <sub>OH1</sub>      | —                     | –100                  | mA   | Except P70 to P77 and P80 to P87      |
|                                        | ΣI <sub>OH2</sub>      | —                     | –330                  | mA   | P70 to P77 and P80 to P87             |
| “H” level average total output current | ΣI <sub>OHAV1</sub> *6 | —                     | –50                   | mA   | Except P70 to P77 and P80 to P87      |
|                                        | ΣI <sub>OHAV2</sub> *6 | —                     | –250                  | mA   | P70 to P77 and P80 to P87             |
| Power consumption                      | P <sub>D</sub>         | —                     | 625                   | mW   |                                       |
| Operating temperature                  | T <sub>A</sub>         | – 40                  | + 105                 | °C   |                                       |
| Storage temperature                    | T <sub>STG</sub>       | – 55                  | + 150                 | °C   |                                       |

\*1 : The parameter is based on V<sub>SS</sub> = AV<sub>SS</sub> = DV<sub>SS</sub> = 0.0 V.

\*2 : AV<sub>CC</sub>, AVRH must not exceed V<sub>CC</sub>, and AVRH must not exceed AV<sub>CC</sub>.

When using an evaluation product, DV<sub>CC</sub> must not exceed V<sub>CC</sub> (however, DV<sub>CC</sub> can be set to a higher voltage than V<sub>CC</sub> when using a Flash memory product).

\*3 : If the input current or the maximum input current is limited using external components, I<sub>CLAMP</sub> is the applicable rating instead of V<sub>I</sub>.

\*4 : Maximum output current is defined as the peak value of current through any one of the corresponding pins.

(Continued)

## 4. AC Characteristics


### (1) Clock timing

( $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $V_{SS} = DV_{SS} = AV_{SS} = 0.0 \text{ V}$ ,  $T_A = -40 \text{ }^\circ\text{C}$  to  $+105 \text{ }^\circ\text{C}$ )

| Parameter                           | Symbol                              | Pin name | Condi-<br>tions | Value |        |      | Unit | Remarks                                                |
|-------------------------------------|-------------------------------------|----------|-----------------|-------|--------|------|------|--------------------------------------------------------|
|                                     |                                     |          |                 | Min   | Typ    | Max  |      |                                                        |
| Clock frequency                     | F <sub>C</sub>                      | X0, X1   | —               | 3     | —      | 16   | MHz  | 1/2 (PLL stopped)<br>When using the oscillator circuit |
|                                     |                                     |          |                 | 3     | —      | 32   | MHz  | 1/2 (PLL stopped)<br>When using an external clock      |
|                                     |                                     |          |                 | 4     | —      | 32   | MHz  | PLL multiplied by 1                                    |
|                                     |                                     |          |                 | 3     | —      | 16   | MHz  | PLL multiplied by 2                                    |
|                                     |                                     |          |                 | 3     | —      | 10.7 | MHz  | PLL multiplied by 3                                    |
|                                     |                                     |          |                 | 3     | —      | 8    | MHz  | PLL multiplied by 4                                    |
|                                     |                                     |          |                 | 3     | —      | 5.33 | MHz  | PLL multiplied by 6                                    |
|                                     |                                     |          |                 | 3     | —      | 4    | MHz  | PLL multiplied by 8                                    |
|                                     | F <sub>LC</sub>                     | X0A, X1A |                 | —     | 32.768 | —    | kHz  |                                                        |
| Clock cycle time                    | t <sub>CYL</sub>                    | X0, X1   |                 | 62.5  | —      | 333  | ns   | When using an oscillator                               |
|                                     |                                     |          |                 | 31.25 | —      | 333  | ns   | External clock input                                   |
|                                     | t <sub>LCYL</sub>                   | X0A, X1A |                 | —     | 30.5   | —    | μs   |                                                        |
| Input clock pulse width             | P <sub>WH</sub> , P <sub>WL</sub>   | X0       |                 | 5     | —      | —    | ns   | Use duty ratio of 50% ± 3% as a guideline              |
|                                     | P <sub>WLH</sub> , P <sub>WLL</sub> | X0A      |                 | —     | 15.2   | —    | μs   |                                                        |
| Input clock rise and fall time      | t <sub>cr</sub> , t <sub>cf</sub>   | X0       |                 | —     | —      | 5    | ns   | When using an external clock signal                    |
| Internal operating clock frequency  | F <sub>CP</sub>                     | —        |                 | 1.5   | —      | 32   | MHz  | Using main clock (PLL clock)                           |
|                                     | F <sub>LCP</sub>                    | —        |                 | —     | 8.192  | —    | kHz  | Using sub clock                                        |
| Internal operating clock cycle time | t <sub>CP</sub>                     | —        |                 | 31.25 | —      | 666  | ns   | Using main clock (PLL clock)                           |
|                                     | t <sub>LCP</sub>                    | —        |                 | —     | 122.1  | —    | μs   | Using sub clock                                        |

• **Guaranteed PLL Operation Range**

Internal operating clock frequency vs. Power supply voltage



- Notes :
- For PLL 1 × only, use with  $f_{CP} = 4$  MHz or greater.
  - Refer to “5. A/D Converter (1) Electrical Characteristics” for details on the A/D converter operating frequency.

(Continued)

# MB90920 Series


## (3) Power-on reset

( $V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$ ,  $V_{SS} = 0.0 \text{ V}$ ,  $T_A = -40 \text{ }^{\circ}\text{C to } +105 \text{ }^{\circ}\text{C}$ )

| Parameter              | Symbol    | Pin name | Conditions | Value |     | Unit | Remarks                     |
|------------------------|-----------|----------|------------|-------|-----|------|-----------------------------|
|                        |           |          |            | Min   | Max |      |                             |
| Power supply rise time | $t_R$     | VCC      | —          | 0.05  | 30  | ms   | Waiting time until power-on |
| Power off time         | $t_{OFF}$ |          |            | 1     | —   | ms   |                             |



Note : Extreme variations in power supply voltage may trigger a power-on reset. When the power supply voltage is changed during operation, it is recommended that increases in the voltage smoothed out as shown in the following diagram. The PLL clock of the device should not be in use when varying the voltage. However, the PLL clock may continue to be used if the rate of the voltage drop is 1 V/s or less.



## (4) UART0/1/2/3 (LIN/SCI)

- Bit setting: ESCR0/1/2/3:SCES=0, ECCR0/1/2/3:SCDE=0

( $V_{CC} = 5.0 \text{ V} \pm 10 \%$ ,  $V_{SS} = AV_{SS} = 0.0 \text{ V}$ ,  $T_A = -40 \text{ }^\circ\text{C}$  to  $+105 \text{ }^\circ\text{C}$ )

| Parameter                    | Symbol             | Pin name                      | Conditions                                                            | Value                              |                        | Unit |
|------------------------------|--------------------|-------------------------------|-----------------------------------------------------------------------|------------------------------------|------------------------|------|
|                              |                    |                               |                                                                       | Min                                | Max                    |      |
| Serial clock cycle time      | t <sub>SCYC</sub>  | SCK0 to SCK3                  | Internal shift clock mode output pin<br>C <sub>L</sub> = 80 pF + 1TTL | 5 t <sub>CP</sub>                  | —                      | ns   |
| SCK ↓ → SOT delay time       | t <sub>SLOVI</sub> | SCK0 to SCK3,<br>SOT0 to SOT3 |                                                                       | − 50                               | + 50                   | ns   |
| Valid SIN → SCK ↑            | t <sub>IVSHI</sub> | SCK0 to SCK3,<br>SIN0 to SIN3 |                                                                       | t <sub>CP</sub> + 80               | —                      | ns   |
| SCK ↑ → valid SIN hold time  | t <sub>SHIXI</sub> |                               |                                                                       | 0                                  | —                      | ns   |
| Serial clock “L” pulse width | t <sub>SLSH</sub>  | SCK0 to SCK3                  | External shift clock mode output pin<br>C <sub>L</sub> = 80 pF + 1TTL | 3 t <sub>CP</sub> − t <sub>R</sub> | —                      | ns   |
| Serial clock “H” pulse width | t <sub>SHSL</sub>  |                               |                                                                       | t <sub>CP</sub> + 10               | —                      | ns   |
| SCK ↓ → SOT delay time       | t <sub>SLOVE</sub> | SCK0 to SCK3,<br>SOT0 to SOT3 |                                                                       | —                                  | 2 t <sub>CP</sub> + 60 | ns   |
| Valid SIN → SCK ↑            | t <sub>IVSHE</sub> | SCK0 to SCK3,<br>SIN0 to SIN3 |                                                                       | 30                                 | —                      | ns   |
| SCK ↑ → valid SIN hold time  | t <sub>SHIXE</sub> |                               |                                                                       | t <sub>CP</sub> + 30               | —                      | ns   |
| SCK ↓ time                   | t <sub>F</sub>     | SCK0 to SCK3                  |                                                                       | —                                  | 10                     | ns   |
| SCK ↑ time                   | t <sub>R</sub>     |                               |                                                                       | —                                  | 10                     | ns   |


Notes : • Depending on the machine clock frequency to be used, the maximum baud rate may be limited by some parameters. These parameters are shown in “MB90920 series hardware manual”.

- $C_L$  is the load capacitance connected to the pin during testing.
- $t_{CP}$  is the internal operating clock cycle time. Refer to “(1) Clock timing”.

## (7) Low voltage detection

( $V_{SS} = AV_{SS} = 0.0\text{ V}$ ,  $T_A = -40\text{ }^{\circ}\text{C}$  to  $+105\text{ }^{\circ}\text{C}$ )


| Parameter                        | Symbol    | Pin name | Conditions | Value  |     |         | Unit | Remarks                                                                                |
|----------------------------------|-----------|----------|------------|--------|-----|---------|------|----------------------------------------------------------------------------------------|
|                                  |           |          |            | Min    | Typ | Max     |      |                                                                                        |
| Detection voltage                | $V_{DL}$  | VCC      | —          | 4.0    | 4.2 | 4.4     | V    | Flash memory product, during voltage drop                                              |
|                                  |           |          |            | 3.7    | 4.0 | 4.3     | V    | Evaluation product, during voltage drop                                                |
| Hysteresis width                 | $V_{HYS}$ | VCC      | —          | 190    | —   | —       | mV   | Flash memory product, during voltage rise                                              |
|                                  |           |          |            | 0.1    | —   | —       | V    | Evaluation product, during voltage rise                                                |
| Power supply voltage change rate | dV/dt     | VCC      | —          | − 0.1  | —   | + 0.1   | V/μs | Flash memory product, dV/dt at low voltage reset                                       |
|                                  |           |          |            | −0.004 | —   | + 0.004 | V/μs | Flash memory product, dV/dt at standard value of low voltage detection/release voltage |
|                                  |           |          |            | − 0.1  | —   | + 0.02  | V/μs | Evaluation product                                                                     |
| Detection delay time             | $t_d$     | —        | —          | —      | —   | 3.2     | μs   | Flash memory product, when dV/dt ≤ 0.004 V/μs                                          |
|                                  |           |          |            | —      | —   | 35      | μs   | Evaluation product                                                                     |



## • Notes on the external impedance and sampling time of analog inputs

A/D converter with sample and hold circuit. If the external impedance is too high to keep sufficient sampling time, the analog voltage charged to the internal sample and hold capacitor is insufficient, adversely affecting A/D conversion precision. Therefore, to satisfy the A/D conversion precision standard, consider the relationship between the external impedance and minimum sampling time and either adjust the register value and operating frequency or decrease the external impedance so that the sampling time is longer than the minimum value. If the sampling time is still not sufficient, connect a capacitor of about 0.1  $\mu\text{F}$  to the analog input pin.

### • Analog input equivalent circuit



MB90F922NC/F922NCS/ F923NC/F923NCS/F924NC/F924NCS  
MB90922NCS

|                                                   | R                     | C            |
|---------------------------------------------------|-----------------------|--------------|
| $4.5\text{ V} \leq \text{AVcc} \leq 5.5\text{ V}$ | 2.6 k $\Omega$ (Max)  | 8.5 pF (Max) |
| $4.0\text{ V} \leq \text{AVcc} \leq 4.5\text{ V}$ | 12.1 k $\Omega$ (Max) | 8.5 pF (Max) |


MB90V920-101/102

|                                                   |                      |               |
|---------------------------------------------------|----------------------|---------------|
| $4.5\text{ V} \leq \text{AVcc} \leq 5.5\text{ V}$ | 2.0 k $\Omega$ (Max) | 14.4 pF (Max) |
| $4.0\text{ V} \leq \text{AVcc} \leq 4.5\text{ V}$ | 8.2 k $\Omega$ (Max) | 14.4 pF (Max) |

Note : The values are reference values.

## (2) Definition of terms

- Resolution : Analog changes that are identifiable by the A/D converter.
- Non-Linear error : The deviation of the straight line connecting the zero transition point ("00 0000 0000"  $\longleftrightarrow$  "00 0000 0001") with the full-scale transition point ("11 1111 1110"  $\longleftrightarrow$  "11 1111 1111") from actual conversion characteristics.
- Differential linear error : The deviation from the ideal value of the input voltage needed to change the output code by 1 LSB.
- Total error : The total error is the difference between the actual value and the theoretical value, and includes zero-transition error/full-scale transition error and linear error.



$$\text{Total error for digital output } N = \frac{V_{NT} - \{1 \text{ LSB} \times (N - 1) + 0.5 \text{ LSB}\}}{1 \text{ LSB}} \quad [\text{LSB}]$$

$$1 \text{ LSB (Ideal)} = \frac{AVRH - AVSS}{1024} \quad [\text{V}]$$

N : A/D converter digital output value

$$V_{OT} \text{ (Ideal)} = AVSS + 0.5 \text{ LSB} \quad [\text{V}]$$

$$V_{FST} \text{ (Ideal)} = AVRH - 1.5 \text{ LSB} \quad [\text{V}]$$

V<sub>NT</sub> : Voltage when the digital output changes from (N - 1) to N

(Continued)

## 6. Flash Memory Program/Erase Characteristics

| Parameter                            | Conditions                                                       | Value |     |     | Unit          | Remarks                               |
|--------------------------------------|------------------------------------------------------------------|-------|-----|-----|---------------|---------------------------------------|
|                                      |                                                                  | Min   | Typ | Max |               |                                       |
| Sector erase time                    | $T_A = +25\text{ }^{\circ}\text{C}$<br>$V_{CC} = 5.0\text{ V}$   | —     | 0.9 | 3.6 | s             | Excludes pre-programming before erase |
| Word (16-bit width) programming time |                                                                  | —     | 23  | 370 | $\mu\text{s}$ | Excludes system-level overhead        |
| Chip programming time                | $T_A = +25\text{ }^{\circ}\text{C}$ ,<br>$V_{CC} = 5.0\text{ V}$ | —     | 3.4 | 55  | s             |                                       |
| Erase/program cycle                  | —                                                                | 10000 | —   | —   | cycle         |                                       |
| Flash memory data retention time     | Average<br>$T_A = +85\text{ }^{\circ}\text{C}$                   | 20    | —   | —   | year          | *                                     |

\* : This value is calculated from the results of evaluating the reliability of the technology (using Arrhenius equation to translate high temperature measurements into normalized value at + 85 °C) .