



Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	F <sup>2</sup> MC-16LX
Core Size	16-Bit
Speed	32MHz
Connectivity	CANbus, LINbus, UART/USART
Peripherals	LCD, LVD, POR, PWM, WDT
Number of I/O	93
Program Memory Size	256KB (256K x 8)
Program Memory Type	Mask ROM
EEPROM Size	-
RAM Size	10K x 8
Voltage - Supply (Vcc/Vdd)	4V ~ 5.5V
Data Converters	A/D 8x8/10b
Oscillator Type	External
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	120-LQFP
Supplier Device Package	120-LQFP (16x16)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb90922ncspmc-gs-245e1

### 16-bit Microcontroller

**CMOS** 

# F<sup>2</sup>MC-16LX MB90920 Series

# MB90F922NC/F922NCS/922NCS/F923NC/F923NCS/MB90F924NC/F924NCS/V920-101/V920-102

#### **■ DESCRIPTION**

The MB90920 series is a family of general-purpose FUJITSU SEMICONDUCTOR 16-bit microcontrollers designed for applications such as vehicle instrument panel control.

The instruction set retains the AT architecture from the F<sup>2</sup>MC-8L and F<sup>2</sup>MC-16LX families, with further refinements including high-level language instructions, extended addressing modes, improved multiplication and division operations (signed), and bit processing. In addition, long word processing is made possible by the inclusion of a built-in 32-bit accumulator.

Note: F<sup>2</sup>MC is the abbreviation of FUJITSU Flexible Microcontroller.

### **■ FEATURES**

Clock

Built-in PLL clock frequency multiplication circuit.

Selection of machine clocks (PLL clocks) is allowed among frequency division by two on oscillation clock, and multiplication of 1 to 8 times of oscillation clock (for 4 MHz oscillation clock, 4 MHz to 32 MHz).

Operation by sub clock (up to 50 kHz: 100 kHz oscillation clock divided by two) is allowed.

• 16-bit input capture (8 channels)

Detects rising, falling, or both edges.

16-bit capture register  $\times$  8

The value of a 16-bit free-run timer counter is latched upon detection of an edge input to pin and an interrupt request is generated.

(Continued)


For the information for microcontroller supports, see the following web site.

This web site includes the "Customer Design Review Supplement" which provides the latest cautions on system development and the minimal requirements to be checked to prevent problems before the system development.

http://edevice.fujitsu.com/micom/en-support/



#### **■ PIN ASSIGNMENT**



Pin no.	Pin name	I/O circuit type*1	Function		
00	P96	0	General-purpose I/O port		
33	V2	G	LCD controller/driver reference power supply pin		
34	V3	_	LCD controller/driver reference power supply pin		
	PC0		General-purpose I/O port		
48			UART ch.0 serial data input pin		
INT4			INT4 external interrupt input pin		
	PC1		General-purpose I/O port		
40	SOT0	1	UART ch.0 serial data output pin		
49	INT5	- I	INT5 external interrupt input pin		
	IN3		Input capture ch.3 trigger input pin		
	PC2		General-purpose I/O port		
50	SCK0	1	UART ch.0 serial clock I/O pin		
50	INT6	- I	INT6 external interrupt input pin		
	IN2		Input capture ch.2 trigger input pin		
	PC3		General-purpose I/O port		
51	51 SIN1		UART ch.1 serial data input pin		
	INT7		INT7 external interrupt input pin		
52	PC4	ı	General-purpose I/O port		
52	SOT1	- 	UART ch.1 serial data output pin		
	PC5		General-purpose I/O port		
53	SCK1	I	UART ch.1 serial clock I/O pin		
	TRG		16-bit PPG ch.0 to ch.5 external trigger input pin		
	PC6		General-purpose I/O port		
54	PPG0		16-bit PPG ch.0 output pin		
54	TOT1	- I	16-bit reload timer ch.1 TOT output pin		
	IN7		Input capture ch.7 trigger input pin		
	PC7		General-purpose I/O port		
E E	PPG1		16-bit PPG ch.1 output pin		
55 TIN1		- I	16-bit reload timer ch.1 TIN input pin		
	IN6		Input capture ch.6 trigger input pin		
24	PD0		General-purpose I/O port		
24	SIN2	J	UART ch.2 serial data input pin		
25	PD1	PD1 General-purpose I/O port			
20	SOT2		UART ch.2 serial data output pin		



### ■ I/O CIRCUIT TYPE

Туре	Circuit	Remarks
A	Standby control signal	Oscillation circuit High-speed oscillation feedback resistance: approx. 1 MΩ (Flash memory product/MASK ROM product/Evaluation product)
В	Standby control signal	Oscillation circuit Low-speed oscillation feedback resistance : approx. 10 MΩ
С	Pull-up resistor  CMOS hysteresis input	<ul> <li>Input-only pin (with pull-up resistance)</li> <li>Attached pull-up resistor:         approx. 50 kΩ</li> <li>CMOS hysteresis input         (VIH/VIL = 0.8 Vcc/0.2 Vcc)</li> </ul>
D	CMOS hysteresis input	Input-only pin  • CMOS hysteresis input  (VIH/VIL = 0.8 Vcc/0.2 Vcc)  Note: The MD2 pin of the Flash  memory products uses this  circuit type.

Туре	Circuit	Remarks
Н	P-ch Pout  N-ch Nout  Analog input  CMOS hysteresis input Standby control signal or analog input enable signal  Automotive input Standby control signal or analog input enable signal	A/D converter input common general-purpose port  • CMOS output (IoH/IoL = ± 4 mA)  • CMOS hysteresis input (VH/VIL = 0.8 Vcc/0.2 Vcc)  • Automotive input (VH/VIL = 0.8 Vcc/0.5 Vcc)
I	P-ch Pout  Nout  CMOS hysteresis input  Standby control signal  Automotive input  Standby control signal	General-purpose port  CMOS output (IoH/IoL = ± 4 mA)  CMOS hysteresis input (VIH/VIL = 0.8 Vcc/0.2 Vcc)  Automotive input (VIH/VIL = 0.8 Vcc/0.5 Vcc)
J	P-ch Nout  CMOS hysteresis input Standby control signal Automotive input Standby control signal  CMOS input (SIN) Standby control signal	General-purpose port (serial input)  • CMOS output (IoH/IoL = ± 4 mA)  • CMOS hysteresis input (VIH/VIL = 0.8 Vcc/0.2 Vcc)  • CMOS input (SIN) (VIH/VIL = 0.7 Vcc/0.3 Vcc)  • Automotive input (VIH/VIL = 0.8 Vcc/0.5 Vcc)

Туре	Circuit	Remarks
N	Evaluation product  P-ch  N-ch  Nout  Nout  Nout	N-ch open-drain pin IoL = 4 mA
0	Automotive input	Input-only pin Automotive input (VIH/VIL = 0.8 Vcc/0.5 Vcc)
P	P-ch LCDC output	LCDC output pin (COM pin)

#### **■ HANDLING DEVICES**

### Strictly observe maximum rated voltages (preventing latch-up)

In CMOS IC devices, a condition known as latch-up may occur if voltages higher than Vcc or lower than Vss are applied to input or output pins other than medium or high withstand voltage pins, or if the voltage applied between VCC and VSS pins exceeds the rated voltage level. If a latch-up occurs, the power supply current may increase dramatically and may destroy semiconductor elements. When using semiconductor devices, always take sufficient care to avoid exceeding maximum ratings.

When the analog system power supply is switched on or off, be careful not to apply the analog power supply (AVcc, AVRH), the analog input voltages and the power supply voltage for the high current output buffer pins (DVcc) in excess of the digital power supply voltage (Vcc).

Once the digital power supply voltage (Vcc) has been disconnected, the analog power supply (AVcc, AVRH) and the power supply voltage for the high current output buffer pins (DVcc) may be turned on in any sequence.

#### Supply voltage stabilization

Rapid fluctuations in the power supply voltage can cause malfunctions even if the Vcc power supply voltage remains within the warranted operating range. It is recommended that the power supply be stabilized such that ripple fluctuations (P-P value) at commercial frequencies (50 Hz/60 Hz) be limited to within 10% of the standard Vcc value, and that transient fluctuations due to power supply switching, etc. be limited to a rate of 0.1 V/ms or less.

#### • Precautions when turning the power on

In order to prevent the built-in step-down circuits from malfunctioning, the time taken for the voltage to rise (0.2 V to 2.7 V) during power-on should be less than 50  $\mu$ s.

#### · Handling unused pins

If unused input pins are left open, they may cause malfunctions or latch-up which may lead to permanent damage to the semiconductor. Unused input pins should therefore be pulled up or pulled down through a resistor of at least  $2 \text{ k}\Omega$ .


Unused input/output pins may be set to the output state and left open, or set to the input state and connected to a pull-up or pull-down resistance of 2  $k\Omega$  or more.

### • Handling A/D converter power supply pins

Even if the A/D converter is not used, the power supply pins should be connected such as  $AV_{CC} = V_{CC}$ , and  $AV_{SS} = AVRH = V_{SS}$ .

### · Notes on using an external clock

Even when an external clock is used, an oscillation stabilization wait time is required following power-on reset or release from sub clock mode or stop mode. Furthermore, only the X0A pin should be driven when an external clock is used, with the X1A pin open as shown in the following diagram. Do not use high-speed oscillation pins (X0 and X1) for external clock input.



#### · Notes on operating in PLL clock mode

On this microcontroller, if in case the crystal oscillator breaks off or an external reference clock input stops while the PLL clock mode is selected, a self-oscillator circuit contained in the PLL may continue its operation at its self-running frequency. However, FUJITSU SEMICONDUCTOR will not guarantee results of operations if such failure occurs.

#### Crystal oscillator circuit


Noise around the X0/X1, or X0A/X1A pins may cause this device to operate abnormally. In the interest of stable operation it is strongly recommended that printed circuit artwork places ground bypass capacitors as close as possible to the X0/X1, X0A/X1A and crystal oscillator (or ceramic oscillator) and that oscillator lines do not cross the lines of other circuits.

Please ask each crystal maker to evaluate the oscillational characteristics of the crystal and this device.

#### · Power supply pins

Devices including multiple VCC or VSS pins are designed such that pins that need to be at the same potential are interconnected internally to prevent malfunctions such as latch-up. To reduce unnecessary radiation, prevent malfunctioning of the strobe signal due to the rise of ground level, and observe the standard for total output current, be sure to connect the VCC and VSS pins to the power supply and ground externally.

Always connect all of the VCC pins to the same potential and all of the VSS pins to ground as shown in the following diagram. The device will not operate correctly if multiple VCC or VSS pins are connected to different voltages, even if those voltages are within the guaranteed operating ranges.



In addition, care must be given to connecting the VCC and VSS pins of this device to the current supply source with as low impedance as possible. It is recommended that a 1.0  $\mu$ F bypass capacitor be connected between the VCC and VSS pins as close to the pins as possible.

#### Sequence for connecting the A/D converter power supply and analog inputs

The A/D converter power supply (AVcc, AVRH) and analog inputs (AN0 to AN7) must be applied after the digital power supply (Vcc) is switched on. When turning the power off, the A/D converter power supply and analog inputs must be disconnected before the digital power supply is switched off (Vcc). Ensure that AVRH does not exceed AVcc during either power-on or power-off. Even when pins which double as analog input pins are used as input ports, be sure that the input voltage does not exceed AVcc (turning on/off the analog and digital power supplies simultaneously is acceptable).

#### • Handling the power supply for high-current output buffer pins (DVcc, DVss)

### Flash memory products and MASK ROM products (MB90F922NC/F922NCS/922NCS/F923NC/F923NCS/F924NC/F924NCS)

In the Flash memory products and MASK ROM products, the power supply for the high-current output buffer pins (DVcc, DVss) is isolated from the digital power supply (Vcc).

Therefore, DVcc can therefore be set to a higher voltage than Vcc. If the power supply for the high-current output buffer pins (DVcc, DVss) is supplied before the digital power supply (Vcc), however, care needs to be taken because it is possible that the port 7 or port 8 stepping motor outputs may momentarily output an "H" or "L" level. In order to prevent this, connect the digital power supply (Vcc) prior to connecting the power supply for the high-current output buffer pins. Even when the high-current output buffer pins are used as general-purpose ports, power should be supplied to the power supply pins for the high-current output buffer pins (DVcc, DVss).

### Evaluation product (MB90V920-101/MB90V920-102)

In the evaluation products, the power supply for the high-current output buffer pins (DVcc, DVss) is not isolated from the digital power supply (Vcc). Therefore, DVcc must therefore be set to a lower voltage than Vcc. The power supply for the high-current output buffer pins (DVcc, DVss) must always be applied after the digital power supply (Vcc) has been connected, and disconnected before the digital power supply (Vcc) is disconnected (the power supply for the high-current output buffer pins may also be connected and disconnected simultaneously with the digital power supply).

Even when the high-current output buffer pins are used as general-purpose ports, power should be supplied to the power supply pins for the high-current output buffer pins (DVcc, DVss).

#### • Pull-up/pull-down resistors

MB90920 series does not support internal pull-up/pull-down resistors. Use external components as necessary.

#### Precautions when not using a sub clock signal

If the X0A and X1A pins are not connected to an oscillator, apply a pull-down resistance to the X0A pin and leave the X1A pin open.

#### · Notes on operating when the external clock is stopped

The MB90920 series is not guaranteed to operate correctly using the internal oscillator circuit when there is no external oscillator or the external clock input is stopped.

#### Flash memory security function

A security bit is located within the Flash memory region. The security function is activated by writing the protection code 01<sub>H</sub> to the security bit.

Do not write the value 01H to this address if you are not using the security function.

Please refer to following table for the address of the security bit.

	Flash memory size	Address for security bit
MB90F922NC MB90F922NCS	Built-in 2 Mbits Flash Memory	FC0001н
MB90F923NCS	Built-in 3 Mbits Flash Memory	F80001 <sub>H</sub>
MB90F924NCS	Built-in 4 Mbits Flash Memory	F80001 <sub>H</sub>

Address	Register name	Symbol	Read/write	Resource name	Initial value
0000Д4н	Lower timer control status register 2	TMCSR2L	R/W	16-bit	0000000В
0000Д5н	Higher timer control status register 2	TMCSR2H	R/W	reload timer 2	XXX10000 <sub>B</sub>
0000Д6н	Lower timer control status register 3	TMCSR3L	R/W	16-bit	0000000В
0000D7н	Higher timer control status register 3	TMCSR3H	R/W	reload timer 3	ХХХ10000в
0000Д8н	Lower sound control register 1	SGCRL1	R/W	Cound generator 1	0000000В
0000D9н	Higher sound control register 1	SGCRH1	R/W	Sound generator 1	0XXXX100 <sub>B</sub>
0000Дн	Lower PPG3 control status register	PCNTL3	R/W	16-bit PPG3	0000000В
0000ДВн	Higher PPG3 control status register	PCNTH3	R/W	16-bit PPG3	0000001в
0000DСн	Lower PPG4 control status register	PCNTL4	R/W	16-bit PPG4	0000000В
0000DDн	Higher PPG4 control status register	PCNTH4	R/W	16-bit PPG4	0000001в
0000ДЕн	Lower PPG5 control status register	PCNTL5	R/W	16-bit PPG5	0000000В
0000DFн	Higher PPG5 control status register	PCNTH5	R/W	10-bit FFG5	0000001в
0000Е0н	Serial mode register 2	SMR2	R/W, W		0000000В
0000Е1н	Serial control register 2	SCR2	R/W, W		0000000В
0000Е2н	Reception/transmission data register 2	RDR2/ TDR2	R/W		0000000В
0000ЕЗн	Serial status register 2	SSR2	R/W, R	UART	00001000в
0000Е4н	Extended communication control register 2	ECCR2	R/W, R	(LIN/SCI) 2	000000XXB
0000Е5н	Extended status control register 2	ESCR2	R/W		00000100в
0000Е6н	Baud rate generator register 20	BGR20	R/W		0000000В
0000Е7н	Baud rate generator register 21	BGR21	R/W, R		0000000В
0000Е8н	Serial mode register 3	SMR3	R/W, W		0000000В
0000Е9н	Serial control register 3	SCR3	R/W, W		0000000В
0000ЕАн	Reception/transmission data register 3	RDR3/ TDR3	R/W		0000000В
0000ЕВн	Serial status register 3	SSR3	R/W, R	UART	00001000в
0000ЕСн	Extended communication control register 3	ECCR3	R/W, R	(LIN/SCI) 3	000000XXB
0000ЕДн	Extended status control register 3	ESCR3	R/W		00000100в
0000ЕЕн	Baud rate generator register 30	BGR30	R/W		0000000В
0000EFн	Baud rate generator register 31	BGR31	R/W, R		0000000В
001FF0н	Program address detection register 0	PADR0	R/W		XXXXXXX
001FF1н	Program address detection register 1	PADR0	R/W		XXXXXXX
001FF2н	Program address detection register 2 PADR0 R/W Address match		XXXXXXX		
001FF3н	Program address detection register 3	PADR1	R/W	detection	XXXXXXX
001FF4н	Program address detection register 4	PADR1	R/W		XXXXXXX
001FF5н	Program address detection register 5	PADR1	R/W		XXXXXXXXB


Address			Register	Abbre-	Access	Initial Value		
CAN0	CAN1	CAN2	CAN3	negistei	viation	ACCESS	miliai value	
003А40н	003В40н	003740н	003840н				XXXXXXXXB	
003А41н	003В41н	003741н	003841н	ID register 8	IDR8	R/W	XXXXXXX	
003А42н	003В42н	003742н	003842н	To register o	IDITO	1 1/ V V	XXXXX <sub>B</sub>	
003А43н	003В43н	003743н	003843н				XXXXXXX	
003А44н	003В44н	003744н	003844н				XXXXXXXXB	
003А45н	003В45н	003745н	003845н	ID register 9	IDR9	R/W	XXXXXXX	
003А46н	003В46н	003746н	003846н	Tib Togistor o	15110	1000	XXXXX <sub>B</sub>	
003А47н	003В47н	003747н	003847н				XXXXXXX	
003А48н	003В48н	003748н	003848н				XXXXXXXXB	
003А49н	003В49н	003749н	003849н	ID register 10	IDR10	R/W	XXXXXXX	
003А4Ан	003В4Ан	00374Ан	00384Ан		IDITIO	1000	XXXXXB	
003А4Вн	003В4Вн	00374Вн	00384Вн				XXXXXXX	
003А4Сн	003В4Сн	00374Сн	00384Сн	ID register 11 IDR11				XXXXXXXXB
003А4Dн	003В4Он	00374Dн	00384Dн		IDR11	R/W	XXXXXXX	
003А4Ен	003В4Ен	00374Ен	00384Ен	in a regional in			ХХХХХв	
003А4Гн	003В4Гн	00374Fн	00384Fн				XXXXXXX	
003А50н	003В50н	003750н	003850н			DR12 R/W	XXXXXXXXB	
003А51н	003В51н	003751н	003851н	ID register 12	IDR12		XXXXXXX	
003А52н	003В52н	003752н	003852н				XXXXXB	
003А5Зн	003В53н	003753н	003853н				XXXXXXX	
003А54н	003В54н	003754н	003854н				XXXXXXXXB	
003А55н	003В55н	003755н	003855н	ID register 13	IDR13	R/W	XXXXXXX	
003А56н	003В56н	003756н	003856н				XXXXXB	
003А57н	003В57н	003757н	003857н				XXXXXXX	
003А58н	003В58н	003758н	003858н				XXXXXXXXB	
003А59н	003В59н	003759н	003859н	ID register 14	IDR14	R/W	XXXXXXX	
003А5Ан	003В5Ан	00375Ан	00385Ан				XXXXXB	
003А5Вн	003В5Вн	00375Вн	00385Вн				XXXXXXX	
003А5Сн	003В5Сн	00375Сн	00385Сн				XXXXXXXX <sub>B</sub>	
003А5Дн	003B5Dн	00375Dн	00385Dн	ID register 15	IDR15	R/W	XXXXXXX	
003А5Ен	003В5Ен	00375Ен	00385Ен				XXXXXB	
003А5Гн	003В5Гн	00375Fн	00385Fн				XXXXXXX	

**List of Message Buffers (Data register)** 

	List of Message Buffers (Data register)  Address  Abbre- Access Institut Value								
CAN0	CAN1	CAN2	CAN3	Register	viation	Access	Initial Value		
003A80н to 003A87н	003B80н to 003B87н	003780н to 003787н	003880н to 003887н	Data register 0 (8 bytes)	DTR0	R/W	XXXXXXXXB to XXXXXXXXB		
003A88н to 003A8Fн	003B88н to 003B8Fн	003788н to 00378Fн	003888н to 00388Fн	Data register 1 (8 bytes)	DTR1	R/W	XXXXXXXXB to XXXXXXXXB		
003A90н to 003A97н	003В90н to 003В97н	003790н to 003797н	003890н to 003897н	Data register 2 (8 bytes)	DTR2	R/W	XXXXXXXXB to XXXXXXXXB		
003A98н to 003A9Fн	003В98н to 003В9Fн	003798н to 00379Fн	003898н to 00389Fн	Data register 3 (8 bytes)	DTR3	R/W	XXXXXXXXB to XXXXXXXXB		
003AA0н to 003AA7н	003BA0н to 003BA7н	0037A0н to 0037A7н	0038A0н to 0038A7н	Data register 4 (8 bytes)	DTR4	R/W	XXXXXXXXB to XXXXXXXXB		
003AA8н to 003AAFн	003BA8н to 003BAFн	0037A8н to 0037AFн	0038A8н to 0038AFн	Data register 5 (8 bytes)	DTR5	R/W	XXXXXXXXB to XXXXXXXXXB		
003AB0н to 003AB7н	003BB0н to 003BB7н	0037B0н to 0037B7н	0038В0н to 0038В7н	Data register 6 (8 bytes)	DTR6	R/W	XXXXXXXXB to XXXXXXXXXB		
003AB8н to 003ABFн	003BB8н to 003BBFн	0037В8н to 0037ВFн	0038В8н to 0038ВFн	Data register 7 (8 bytes)	DTR7	R/W	XXXXXXXXB to XXXXXXXXXB		
003AC0н to 003AC7н	003BC0н to 003BC7н	0037C0н to 0037C7н	0038C0н to 0038C7н	Data register 8 (8 bytes)	DTR8	R/W	XXXXXXXXB to XXXXXXXXB		
003AC8н to 003ACFн	003BC8н to 003BCFн	0037С8н to 0037СFн	0038С8н to 0038СFн	Data register 9 (8 bytes)	DTR9	R/W	XXXXXXXXB to XXXXXXXXB		
003AD0н to 003AD7н	003BD0н to 003BD7н	0037D0н to 0037D7н	0038D0н to 0038D7н	Data register 10 (8 bytes)	DTR10	R/W	XXXXXXXXB to XXXXXXXXXB		
003AD8н to 003ADFн	003BD8н to 003BDFн	0037D8н to 0037DFн	0038D8н to 0038DFн	Data register 11 (8 bytes)	DTR11	R/W	XXXXXXXXB to XXXXXXXXXB		
003AE0н to 003AE7н	003BE0н to 003BE7н	0037E0н to 0037E7н	0038E0н to 0038E7н	Data register 12 (8 bytes)	DTR12	R/W	XXXXXXXXB to XXXXXXXXXB		
003AE8н to 003AEFн	003BE8н to 003BEFн	0037E8н to 0037EFн	0038E8н to 0038EFн	Data register 13 (8 bytes)	DTR13	R/W	XXXXXXXXB to XXXXXXXXB		
003AF0н to 003AF7н	003BF0н to 003BF7н	0037F0н to 0037F7н	0038F0н to 0038F7н	Data register 14 (8 bytes)	DTR14	R/W	XXXXXXXXB to XXXXXXXXB		
003AF8н to 003AFFн	003BF8н to 003BFFн	0037F8н to 0037FFн	0038F8н to 0038FFн	Data register 15 (8 bytes)	DTR15	R/W	XXXXXXXXB to XXXXXXXXB		

(Vcc = 5.0 V  $\pm 10\%$ , Vss = DVss = AVss = 0.0 V, T<sub>A</sub> = -40 °C to +105 °C)


Davamatav	Ole ed	Din nome	O a maliki a ma	V	alue	Hait	Domorko	
Parameter	Symbol	Pin name	Conditions	Min	Тур	Max	Unit	Remarks
Input leakage current	lı∟	All input pins	Vcc = DVcc = AVcc = 5.5 V, Vss < V <sub>I</sub> < Vcc	_		10	μΑ	
Input capacitance 1	Cin1	All pins except VCC, VSS, DVCC, DVSS, AVCC, AVSS, C, P70 to P77, P80 to P87	_	_	_	15	pF	
Input capacitance 2	C <sub>IN2</sub>	P70 to P77, P80 to P87	_	_		45	pF	
Pull-up resistance	Rup	RST	_	25	50	100	kΩ	
Pull-down resistance	Roown	MD2	_	_	_	100	kΩ	Excluding Flash memory product
General-purpose output "H" voltage	Vон1	All pins except P70 to P77, P80 to P87	Vcc = 4.5 V, Іон = -4.0 mA	Vcc - 0.5			V	
Stepping motor output "H" voltage	V <sub>OH2</sub>	P70 to P77, P80 to P87	$V_{CC} = 4.5 \text{ V},$ $I_{OH} = -30.0 \text{ mA}$	Vcc - 0.5	_	_	٧	
General-purpose output "L" voltage	V <sub>OL1</sub>	All pins except P70 to P77, P80 to P87	Vcc = 4.5 V, IoL = 4.0 mA	_		0.4	٧	
Stepping motor output "L" voltage	V <sub>OL2</sub>	P70 to P77, P80 to P87	Vcc = 4.5 V, loL = 30.0 mA	_	_	0.55	V	
Stepping motor output phase variation "H"	ΔVон	PWM1Pn, PWM1Mn, PWM2Pn, PWM2Mn, n = 0 to 3	Vcc = 4.5 V, Iон = -30.0 mA, maximum deviation Vон2	_	_	90	mV	
Stepping motor output phase variation "L"	ΔVoL	PWM1Pn, PWM1Mn, PWM2Pn, PWM2Mn, n = 0 to 3	Vcc = 4.5 V, IoL = 30.0 mA, maximum deviation VoH2	_	_	90	mV	
Lopiu		Between V0 and V1,		50	100	200	kΩ	Evaluation product
LCD internal divider resistance	RLCD Between V1 and V2, Between V2 and V3		_	8.75	12.5	17.0	kΩ	Flash memory product




### (3) Power-on reset


 $(Vcc = 2.7 \text{ V to } 3.6 \text{ V}, Vss = 0.0 \text{ V}, T_A = -40 ^{\circ}\text{C to } +105 ^{\circ}\text{C})$ 

Parameter	Symbol	Cymbol	Cymbol	Pin	Conditions	Val	lue	Unit	Remarks
raiametei	Syllibol	name	Conditions	Min Max		Oilit	nemarks		
Power supply rise time	t⊓			0.05	30	ms			
Power off time	toff	VCC	_	1		ms	Waiting time until power-on		



Note: Extreme variations in power supply voltage may trigger a power-on reset. When the power supply voltage is changed during operation, it is recommended that increases in the voltage smoothed out as shown in the following diagram. The PLL clock of the device should not be in use when varying the voltage. However, the PLL clock may continue to be used if the rate of the voltage drop is 1 V/s or less.






### (6) Trigger input timing

 $(Vcc = 5.0 V\pm 10\%, Vss = AVss = 0.0 V, T_A = -40 °C to +105 °C)$ 

Parameter	Symbol	Pin name	Conditions	Val	ue	Unit	Remarks
Farameter	Symbol	Fili liaille	Conditions	Min	Max	Oilit	nemarks
Input pulse width	tтrgн, tтrgL	INT0 to INT7	_	200	_	ns	During normal operation
	THGL	ADTG		tcp + 200	—	ns	

Note: tcp is the internal operating clock cycle time. Refer to "(1) Clock timing".



### 5. A/D Converter

### (1) Electrical Characteristics

(Vcc = AVcc = AVRH = 4.0 V to 5.5 V, Vss = AVss = 0.0 V,  $T_A = -40$  °C to +105 °C)

Parameter	Symbol	Pin name	Value				Domostro
			Min	Тур	Max	Unit	Remarks
Resolution	_			_	10	bit	
Total error	_	_	- 3.0	_	+ 3.0	LSB	
Non-linear error	_	_	- 2.5	_	+ 2.5	LSB	
Differential linear error	_	_	<b>– 1.9</b>	_	+ 1.9	LSB	
Zero transition voltage	Vот	AN0 to AN7	AVss – 1.5 LSB	AVss + 0.5 LSB	AVss + 2.5 LSB	V	1 LSB =
Full scale transition voltage	V <sub>FST</sub>	AN0 to AN7	AVRH – 3.5 LSB	AVRH – 1.5 LSB	AVRH + 0.5 LSB	(AVRH – AVss) / 1024	
Sampling time	tsмр	_	0.4		16500	μs	4.5 V ≤ AVcc ≤ 5.5 V
			1.0	_			4.0 V ≤ AVcc ≤ 4.5 V
Compare time	tсмр		0.66		_	μs	4.5 V ≤ AVcc ≤ 5.5 V
			2.2				4.0 V ≤ AVcc ≤ 4.5 V
A/D conversion time	tcnv	_	1.44		_	μs	*1
Analog port input current	lain	AN0 to AN7	- 0.3	_	+ 10	μА	
Analog input voltage	Vain	AN0 to AN7	0	_	AVRH	V	
Reference voltage	AV+	AVRH	AVss + 2.7	_	AVcc	V	
Power supply current	lΑ	AVcc	_	2.3	6.0	mA	
	Іан	AVCC	_	_	5	μΑ	*2
Reference voltage supply current	IR	AVRH	_	520	900	μΑ	Vavrh = 5.0 V
	IRH	AVIIII			5	μΑ	*2
Inter-channel variation	_	AN0 to AN7			4	LSB	

<sup>\*1 :</sup> The time per channel (4.5 V  $\leq$  AVcc  $\leq$  5.5 V, and internal operating frequency = 32 MHz) .

<sup>\*2 :</sup> Defined as supply current (when  $V_{CC} = AV_{CC} = AV_{CC}$ 

### 6. Flash Memory Program/Erase Characteristics

Parameter	Conditions	Value			Unit	Remarks	
	Conditions	Min	Тур	Max	Oilit	nemarks	
Sector erase time	T <sub>A</sub> = + 25 °C	_	0.9	3.6	s	Excludes pre-programming before erase	
Word (16-bit width) programming time	Vcc = 5.0 V	_	23	370	μs	Excludes system-level overhead	
Chip programming time	$T_A = +25  ^{\circ}C,$ $V_{CC} = 5.0  V$	_	3.4	55	s		
Erase/program cycle	_	10000		_	cycle		
Flash memory data retention time	Average T <sub>A</sub> = + 85 °C	20		_	year	*	

 $<sup>^*</sup>$ : This value is calculated from the results of evaluating the reliability of the technology (using Arrhenius equation to translate high temperature measurements into normalized value at + 85  $^{\circ}$ C).

