

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFl

Product Status	Obsolete
Core Processor	F ² MC-16LX
Core Size	16-Bit
Speed	32MHz
Connectivity	CANbus, LINbus, UART/USART
Peripherals	LCD, LVD, POR, PWM, WDT
Number of I/O	93
Program Memory Size	256KB (256K x 8)
Program Memory Type	Mask ROM
EEPROM Size	-
RAM Size	10K × 8
Voltage - Supply (Vcc/Vdd)	4V ~ 5.5V
Data Converters	A/D 8x8/10b
Oscillator Type	External
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	120-LQFP
Supplier Device Package	120-LQFP (16x16)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb90922ncspmc-gs-247e1

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

16-bit Microcontroller

CMOS

F²MC-16LX MB90920 Series

MB90F922NC/F922NCS/922NCS/F923NC/F923NCS/ MB90F924NC/F924NCS/V920-101/V920-102

DESCRIPTION

The MB90920 series is a family of general-purpose FUJITSU SEMICONDUCTOR 16-bit microcontrollers designed for applications such as vehicle instrument panel control.

The instruction set retains the AT architecture from the F²MC-8L and F²MC-16LX families, with further refinements including high-level language instructions, extended addressing modes, improved multiplication and division operations (signed), and bit processing. In addition, long word processing is made possible by the inclusion of a built-in 32-bit accumulator.

Note : F²MC is the abbreviation of FUJITSU Flexible Microcontroller.

■ FEATURES

Clock

Built-in PLL clock frequency multiplication circuit.

Selection of machine clocks (PLL clocks) is allowed among frequency division by two on oscillation clock, and multiplication of 1 to 8 times of oscillation clock (for 4 MHz oscillation clock, 4 MHz to 32 MHz). Operation by sub clock (up to 50 kHz : 100 kHz oscillation clock divided by two) is allowed.

- 16-bit input capture (8 channels) Detects rising, falling, or both edges.
 - 16-bit capture register × 8

The value of a 16-bit free-run timer counter is latched upon detection of an edge input to pin and an interrupt request is generated.

(Continued)

For the information for microcontroller supports, see the following web site.

This web site includes the **"Customer Design Review Supplement"** which provides the latest cautions on system development and the minimal requirements to be checked to prevent problems before the system development.

http://edevice.fujitsu.com/micom/en-support/



(Continued) 16-bit reload timer (4 channels) 16-bit reload timer operation (select toggle output or one-shot output) Selectable event count function Real time watch timer (main clock) Operates directly from oscillator clock. Interrupt can be generated by second/minute/hour/date counter overflow. • PPG timer (6 channels) Output pins (3 channels), external trigger input pin (1 channel) Operation clock frequencies : fcp, fcp/2², fcp/2⁴, fcp/2⁶ Delay interrupt Generates interrupt for task switching. Interrupts to CPU can be generated/cleared by software setting. • External interrupts (8 channels) 8-channel independent operation Interrupt source setting available : "L" to "H" edge/ "H" to "L" edge/ "L" level/ "H" level. 8/10-bit A/D converter (8 channels) Conversion time : $3 \mu s$ (at $f_{CP} = 32 \text{ MHz}$) External trigger activation available (P50/INT0/ADTG) Internal timer activation available (16-bit reload timer 1) UART(LIN/SCI) (4 channels) Equipped with full duplex double buffer Clock-asynchronous or clock-synchronous serial transfer is available • CAN interface (4 channels : CAN0 and CAN2, and CAN1 and CAN3 share transmission and reception pins, and interrupt control registers). Conforms to CAN specifications version 2.0 Part A and B. Automatic resend in case of error. Automatic transfer in response to remote frame. 16 prioritized message buffers for data and ID Multiple message support Flexible configuration for receive filter : Full bit compare/full bit mask/two partial bit masks Supports up to 1 Mbps CAN wakeup function (RX connected to INT0 internally) • LCD controller/driver (32 segment x 4 common) Segment driver and command driver with direct LCD panel (display) drive capability Reset on detection of low voltage/program loop Automatic reset when low voltage is detected Program looping detection function Stepping motor controller (4 channels) High current output for each channel $\times 4$ Synchronized 8/10-bit PWM for each channel × 2 Sound generator (2 channels) 8-bit PWM signal mixed with tone frequency from 8-bit reload counter. PWM frequencies : 125 kHz, 62.5 kHz, 31.2 kHz, 15.6 kHz (at fcp = 32 MHz) Tone frequencies : PWM frequency $\frac{2}{2}$, divided by (reload frequency +1) Input/output ports General-purpose input/output port (CMOS output) 93 ports • Function for port input level selection Automotive/CMOS-Schmitt Flash memory security function Protects the contents of Flash memory (Flash memory product only)



Pin no.	Pin name	I/O circuit type*1	Function
104	P13		General-purpose I/O port
104	PPG5		16-bit PPG ch.5 output pin
	P14		General-purpose I/O port
109	TIN2		16-bit reload timer ch.2 TIN input pin
	IN1		Input capture ch.1 trigger input pin
110	P15		General-purpose I/O port
110	INO	- 1	Input capture ch.0 trigger input pin
111	COM0	Р	LCD controller/driver common output pin
112	COM1	Р	LCD controller/driver common output pin
113	COM2	Р	LCD controller/driver common output pin
114	COM3	Р	LCD controller/driver common output pin
445	P22	_	General-purpose I/O port
115	SEG00	F	LCD controller/driver segment output pin
110	P23	-	General-purpose I/O port
116	SEG01	F	LCD controller/driver segment output pin
447	P24	_	General-purpose I/O port
117	SEG02	F	LCD controller/driver segment output pin
110	P25	-	General-purpose I/O port
118	SEG03	F	LCD controller/driver segment output pin
110	P26	_	General-purpose I/O port
119	SEG04	F	LCD controller/driver segment output pin
100	P27		General-purpose I/O port
120	SEG05	F	LCD controller/driver segment output pin
_	P30		General-purpose I/O port
1	SEG06	F	LCD controller/driver segment output pin
0	P31		General-purpose I/O port
2	SEG07	F	LCD controller/driver segment output pin
0	P32	_	General-purpose I/O port
3	SEG08	F	LCD controller/driver segment output pin
	P33	_	General-purpose I/O port
4	SEG09	F	LCD controller/driver segment output pin
	P34		General-purpose I/O port
5	SEG10	F	LCD controller/driver segment output pin
6	P35		General-purpose I/O port
6	SEG11	F	LCD controller/driver segment output pin

(Continued)



Pin no.	Pin name	I/O circuit type*1	Function
7	P36	F	General-purpose I/O port
,	SEG12		LCD controller/driver segment output pin
8	P37	F	General-purpose I/O port
0	SEG13		LCD controller/driver segment output pin
9 -	P40	F	General-purpose I/O port
9	SEG14		LCD controller/driver segment output pin
10	P41	F	General-purpose I/O port
10	SEG15		LCD controller/driver segment output pin
11	P42	F	General-purpose I/O port
11	SEG16		LCD controller/driver segment output pin
12	P43	F	General-purpose I/O port
12	SEG17		LCD controller/driver segment output pin
10	P44	F	General-purpose I/O port
18 -	SEG18		LCD controller/driver segment output pin
19	P45	F	General-purpose I/O port
19	SEG19		LCD controller/driver segment output pin
20	P46	F	General-purpose I/O port
20 -	SEG20		LCD controller/driver segment output pin
01	P47	F	General-purpose I/O port
21 -	SEG21		LCD controller/driver segment output pin
	P50		General-purpose I/O port
37	INT0	I	INT0 external interrupt input pin
	ADTG		A/D converter external trigger input pin
	P51		General-purpose I/O port
50	INT1		INT1 external interrupt input pin
58 -	RX1	- 1	CAN interface 1 RX input pin
	RX3		CAN interface 3 RX input pin
	P52		General-purpose I/O port
59	TX1		CAN interface 1 TX output pin
ſ	TX3	1	CAN interface 3 TX output pin
60	P53		General-purpose I/O port
60 -	INT3		INT3 external interrupt input pin

(Continued)

Pin no.	Pin name	I/O circuit type*1	Function
	P54		General-purpose I/O port
Pin no.	TX0		CAN interface 0 TX output pin
	TX2		CAN interface 2 TX output pin
	SGA1		Sound generator ch.1 SGA output pin
	P55		General-purpose I/O port
62	RX0	. 1	CAN interface 0 RX input pin
03	RX2		CAN interface 2 RX input pin
	INT2		INT2 external interrupt input pin
	P56		General-purpose I/O port
91	SGO0	I	Sound generator ch.0 SGO output pin
	FRCK		Free-run timer clock input pin
00	P57	1	General-purpose I/O port
92	SGA0		Sound generator ch.0 SGA output pin
20	P60		General-purpose I/O port
39	AN0		A/D converter input pin
40	P61		General-purpose I/O port
40	AN1		A/D converter input pin
44	P62		General-purpose I/O port
41	AN2		A/D converter input pin
40	P63		General-purpose I/O port
42	AN3		A/D converter input pin
40	P64		General-purpose I/O port
43	AN4		A/D converter input pin
	P65		General-purpose I/O port
44	$\begin{array}{c c} SGA0 \\ \hline SGA0 \\ \hline P60 \\ \hline AN0 \\ \hline AN0 \\ \hline H \\ \hline AN1 \\ \hline H \\ \hline P61 \\ \hline H \\ \hline H \\ \hline AN1 \\ \hline H \\ \hline H \\ \hline AN2 \\ \hline H \\ \hline AN2 \\ \hline H \\ \hline AN2 \\ \hline H \\ \hline AN3 \\ \hline H \\ \hline AN3 \\ \hline H \\ \hline AN3 \\ \hline H \\ \hline AN5 \\ \hline H \\ \hline AN6 \\ \hline H \\ \hline AN6 \\ \hline H \\ \hline AN7 \\ \hline H \\ \hline H \\ \hline AN7 \\ \hline H \hline \hline H \\ \hline H \hline \hline H \\ \hline H \hline \hline \hline \hline H \hline \hline \hline \hline \hline \hline H \hline \hline$		A/D converter input pin
45	P66		General-purpose I/O port
45	AN6		A/D converter input pin
40	P67		General-purpose I/O port
46	AN7	н	A/D converter input pin
07	P70		General-purpose output-only port
67	PWM1P0		Stepping motor controller ch.0 output pin
	P71		General-purpose output-only port
50	PWM1M0	L	Stepping motor controller ch.0 output pin
<u> </u>	P72		General-purpose output-only port
69	Pin name P54 TX0 TX2 SGA1 P55 RX0 RX2 INT2 P56 SGO0 FRCK P57 SGA0 P60 AN0 P61 AN1 P62 AN2 P63 AN3 P63 AN3 P64 AN3 P65 AN3 P64 AN4 P65 AN3 P65 AN5 P66 AN6 P67 AN7 P70 PWM1P0 P71 PWM1M0	L	Stepping motor controller ch.0 output pin

(Continued)

(Continued)

Pin no.	Pin name	I/O circuit type*1	Function
06	PD2		General-purpose I/O port
26 -	SCK2		UART ch.2 serial clock I/O pin
27 -	PD3	- J	General-purpose I/O port
21	SIN3	J	UART ch.3 serial data input pin
28	PD4		General-purpose I/O port
20	SOT3		UART ch.3 serial data output pin
29	PD5	I	General-purpose I/O port
29	SCK3		UART ch.3 serial clock I/O pin
30 -	PD6		General-purpose I/O port
	TOT2		16-bit reload timer ch.2 TOT output pin
56	56 PE0 I		General-purpose I/O port
50	ТОТ3		16-bit reload timer ch.3 TOT output pin
57	PE1		General-purpose I/O port
57	TIN3		16-bit reload timer ch.3 TIN input pin
64	PE2		General-purpose I/O port
04	SGO1		Sound generator ch.1 SGO output pin
62	RSTO	N	Internal reset signal output pin
65, 75, 85	DVCC		Power supply input pins dedicated for high current output buffer
66, 76, 86	DVSS		Power supply GND pins dedicated for high current output buffer
35	AVCC		A/D converter dedicated power supply input pin
38	AVSS		A/D converter dedicated power supply GND pin
36	AVRH		A/D converter Vref+ input pin. Vref- is fixed to AVSS.
89	MD0	D	Mode setting input pin. Connect to VCC pin.
88	MD1	D	Mode setting input pin. Connect to VCC pin.
87	MD2	D/E*2	Mode setting input pin. Connect to VSS pin.
17	С	_	External capacitor pin. Connect a 0.1 μ F capacitor between this pin and the VSS pin.
15, 105	VCC		Power supply input pins
16, 47, 106	VSS	_	GND power supply pins

*1 : For I/O circuit type, refer to " ■ I/O CIRCUIT TYPES".

 $^{\ast}2$: The I/O circuit type is D for Flash memory products and E for evaluation products.

• Notes on operating in PLL clock mode

On this microcontroller, if in case the crystal oscillator breaks off or an external reference clock input stops while the PLL clock mode is selected, a self-oscillator circuit contained in the PLL may continue its operation at its self-running frequency. However, FUJITSU SEMICONDUCTOR will not guarantee results of operations if such failure occurs.

Crystal oscillator circuit


Noise around the X0/X1, or X0A/X1A pins may cause this device to operate abnormally. In the interest of stable operation it is strongly recommended that printed circuit artwork places ground bypass capacitors as close as possible to the X0/X1, X0A/X1A and crystal oscillator (or ceramic oscillator) and that oscillator lines do not cross the lines of other circuits.

Please ask each crystal maker to evaluate the oscillational characteristics of the crystal and this device.

• Power supply pins

Devices including multiple VCC or VSS pins are designed such that pins that need to be at the same potential are interconnected internally to prevent malfunctions such as latch-up. To reduce unnecessary radiation, prevent malfunctioning of the strobe signal due to the rise of ground level, and observe the standard for total output current, be sure to connect the VCC and VSS pins to the power supply and ground externally.

Always connect all of the VCC pins to the same potential and all of the VSS pins to ground as shown in the following diagram. The device will not operate correctly if multiple VCC or VSS pins are connected to different voltages, even if those voltages are within the guaranteed operating ranges.



In addition, care must be given to connecting the VCC and VSS pins of this device to the current supply source with as low impedance as possible. It is recommended that a 1.0 μ F bypass capacitor be connected between the VCC and VSS pins as close to the pins as possible.

• Sequence for connecting the A/D converter power supply and analog inputs

The A/D converter power supply (AVcc, AVRH) and analog inputs (AN0 to AN7) must be applied after the digital power supply (Vcc) is switched on. When turning the power off, the A/D converter power supply and analog inputs must be disconnected before the digital power supply is switched off (Vcc). Ensure that AVRH does not exceed AVcc during either power-on or power-off. Even when pins which double as analog input pins are used as input ports, be sure that the input voltage does not exceed AVcc (turning on/off the analog and digital power supplies simultaneously is acceptable).



• Serial communication


In serial communication, reception of wrong data may occur due to noise or other causes. Therefore, design a printed circuit board to prevent noise from occurring. Taking account of the reception of wrong data, detect errors by measures such as adding a checksum to the end of data. If an error is detected, retransmit the data.

• Characteristic difference between flash device and MASK ROM device

In the flash device and the MASK ROM device, the electrical characteristic including current consumption, ESD, latch-up, the noise characteristic, and oscillation characteristic, etc. is different according to the difference between the chip layout and the memory structure.

Reconfirm the electrical characteristic when the product is replaced by another product of the same series.

MEMORY MAP



Note: To select models without the ROM mirror function, refer to the "ROM Mirror Function Selection Module" in Hardware Manual. The image of the ROM data in the FF bank appears at the top of the 00 bank, in order to enable efficient use of small C compiler models. The lower 16-bits of the FF bank addresses are allocated to the same addresses as the lower 16-bits of the 00 bank, making it possible to reference tables in ROM without declaring the "far" modifier with the pointers. For example, when an access is made to the address 00C000_H, the actual address to be accessed is FFC000_H in ROM. Because the size of the FF bank ROM area exceeds 32 Kbytes, it is not possible to view the entire region in the 00 bank image. Therefore because the ROM data from FF8000_H to FFFFF_H appears in the image from 008000_H to 00FFFF_H, it is recommended that ROM data tables be stored in the area from FF8000_H to FFFFF_H.


Address		Deviator	Ábbre-				
CAN0	CAN1	CAN2	CAN3	Register	viation	Access	Initial Value
003A00н to 003A1Fн	003B00н to 003B1Fн	003700н to 00371Fн	003800н to 00381Fн	General-purpose RAM	_	R/W	XXXXXXXXB to XXXXXXXB
003А20н 003А21н	003B20н 003B21н	003720н 003721н	003820н 003821н				XXXXXXXXB XXXXXXXB
003А22н 003А23н	003B22н 003B23н	003722н 003723н	003822н 003823н	ID register 0	IDR0	R/W	XXXXXB XXXXXXXXB
003А24н 003А25н	003B24н 003B25н	003724н 003725н	003824н 003825н	ID register 1	IDR1	R/W	XXXXXXXXXB XXXXXXXXB
003A26н 003A27н	003B26н 003B27н	003726н 003727н	003826н 003827н				XXXXXB XXXXXXXXB
003А28н 003А29н	003B28н 003B29н	003728н 003729н	003828н 003829н	ID register 2	IDR2	R/W	XXXXXXXXXB XXXXXXXXB
003А2Ан 003А2Вн	003B2Aн 003B2Bн	00372Ан 00372Вн	00382Ан 00382Вн				XXXXXB XXXXXXXXB
003А2Сн 003А2Dн	003B2Cн 003B2Dн	00372Cн 00372Dн	00382Cн 00382Dн	ID register 3	IDR3	R/W	XXXXXXXXXB XXXXXXXXB
003А2Ен 003А2Fн	003B2Eн 003B2Fн	00372Eн 00372Fн	00382Eн 00382Fн				XXXXXB XXXXXXXXB
003А30н 003А31н	003B30н 003B31н	003730н 003731н	003830н 003831н	ID register 4	IDR4	R/W	XXXXXXXXAB XXXXXXXXAB
003А32н 003А33н	003B32н 003B33н	003732н 003733н	003832н 003833н				XXXXXB XXXXXXXXB
003А34н 003А35н	003B34н 003B35н	003734н 003735н	003834н 003835н	ID register 5	IDR5	R/W	XXXXXXXXAB XXXXXXXXB
003А36н 003А37н	003B36н 003B37н	003736н 003737н	003836н 003837н			10,00	XXXXXB XXXXXXXXB
003А38н 003А39н	003B38н 003B39н	003738н 003739н	003838н 003839н	ID register 6	IDR6	R/W	XXXXXXXXAB XXXXXXXXB
003АЗАн 003АЗВн	003ВЗАн 003ВЗВн	00373Ан 00373Вн	00383Ан 00383Вн			N/ VV	XXXXXB XXXXXXXXB
003А3Сн 003А3Dн	003B3Cн 003B3Dн	00373Cн 00373Dн	00383Cн 00383Dн	ID register 7	1007		XXXXXXXXB XXXXXXXB
003АЗЕн 003АЗFн	003B3Eн 003B3Fн	00373Eн 00373Fн	00383Eн 00383Fн	ID register 7	IDR7	R/W	XXXXXB XXXXXXXXB

List of Message	Buffers (ID	Registers)
	= = = = = = = = = = = = = = = = = = = =	

(Continued)

(Continued)

- *5 : Average output current is defined as the average value of the current flowing through any one of the corresponding pins within a period of 100 ms. The "average value" can be calculated by multiplying the "operating current" by the "operating factor".
- *6 : Average total output current is defined as the average value of the current flowing through all of the corresponding pins within a period of 100 ms. The "average value" can be calculated by multiplying the "operating current" by the "operating factor".
- *7 : Applicable to pins: P10 to P15,P50 to P57,P60 to P67,P70 to P77,P80 to P87,PC0 to PC7,PD0 to PD6, PE0 to PE2
 - Use within recommended operating conditions.
 - Use at DC voltage (current).
 - The +B signal should always be applied with a limiting resistance placed between the +B signal and the microcontroller.
 - The value of the limiting resistance should be set so that when the +B signal is applied, the input current to the microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods.
 - Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input potential may pass through the protective diode and increase the potential at the Vcc pin, and this may affect other devices.
 - Note that if a +B signal is input when the microcontroller power supply is off (not fixed at 0 V), the microcontroller may partially malfunction on power supplied through the +B signal pin.
 - Note that if the +B input is applied during power-on, the power supply voltage may reach a level such that the power-on reset does not function due to the power supplied from the +B signal.
 - Care must be taken not to leave +B input pins open.
 - Note that analog system input/output pins (LCD drive pins, comparator input pins, etc.) cannot accept +B signal inputs.
 - Sample recommended circuit :




WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

2. Recommended Operating Conditions

 $(V_{SS} = DV_{SS} = AV_{SS} = 0.0 V)$

Parameter	Symbol	Value		Unit	Remarks		
Farameter	Symbol	Min	Max	Onit	nemarks		
Power supply	Vcc	4.0	5.5	V	The low voltage detection reset operates when the power supply voltage reaches 4.2 V \pm 0.2 V.		
voltage	AVcc DVcc	4.4	4.45.5VMaintain stop operation statusThe low voltage detection reset operates wh supply voltage reaches 4.2 V ± 0.2 V.		The low voltage detection reset operates when the power		
Smoothing capacitor*	Cs	0.1	1.0	μF	Use a ceramic capacitor or other capacitor of equivalent frequency characteristics. Use a capacitor with a capacitance greater than this capacitor as the bypass capacitor for the V_{CC} pin.		
Operating temperature	TA	- 40	+ 105	°C			

*: Refer to the following diagram for details on the connection of the smoothing capacitor Cs.



WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.

(Continued)

(Vcc = 5.0 V $\pm 10\%$, Vss = DVss = AVss = 0.0 V, T_A = -40 °C to +105 °C)

Parameter	Symbol	Pin name	Conditions	Value			Unit	Remarks
	Symbol	Finitianie	Conditions	Min	Тур	Max	Onit	nemarks
LCDC leakage current	ILCDC	V0 to V3, COMm (m = 0 to 3), SEGn, (n = 00 to 31)	_			5.0	μΑ	
LCD output impedance	Rvcom	COMn (n = 0 to 3)	_	_		4.5	kΩ	
	Rvseg	SEGn (n = 00 to 31)				17	kΩ	

* : Power supply current values assume an external clock supplied to the X1 pin and X1A pin. Users must be aware that power supply current levels differ depending on whether an external clock or oscillator is used.

(4) UART0/1/2/3 (LIN/SCI)


• Bit setting: ESCR0/1/2/3:SCES=0, ECCR0/1/2/3:SCDE=0


Parameter	Symbol	Pin name	Conditions	Va	Unit	
Farameter	Symbol	Pin name	Conditions	Min	Max	Unit
Serial clock cycle time	tscyc	SCK0 to SCK3		5 tcp	—	ns
$SCK \downarrow \to SOT \text{ delay time}$	tslovi	SCK0 to SCK3, SOT0 to SOT3	Internal shift clock mode output pin	- 50	+ 50	ns
$Valid\ SIN \to SCK\ \uparrow$	tivshi	SCK0 to SCK3,	$C_L = 80 \text{ pF} + 1 \text{TTL}$	t _{CP} + 80	—	ns
$SCK \uparrow \to valid SIN hold time$	tshixi	SIN0 to SIN3		0		ns
Serial clock "L" pulse width	t slsh	SCK0 to SCK3	External shift clock	3 tcp − t _R	—	ns
Serial clock "H" pulse width	tshsl	3000 10 3003		tcp + 10		ns
$SCK \downarrow \to SOT \text{ delay time}$	tslove	SCK0 to SCK3, SOT0 to SOT3			2 tcp + 60	ns
$Valid\ SIN \to SCK\ \uparrow$	tivshe	SCK0 to SCK3,	mode output pin C∟ = 80 pF + 1TTL	30		ns
SCK $\uparrow \rightarrow$ valid SIN hold time	tshixe	SIN0 to SIN3		tcp + 30		ns
SCK ↓ time	t⊧	SCK0 to SCK3			10	ns
SCK ↑ time	tR	3010 10 3013			10	ns

Notes : • Depending on the machine clock frequency to be used, the maximum baud rate may be limited by some parameters. These parameters are shown in "MB90920 series hardware manual".

• C_{L} is the load capacitance connected to the pin during testing.

• tcp is the internal operating clock cycle time. Refer to "(1) Clock timing".





• Bit setting: ESCR0/1/2/3:SCES=0, ECCR0/1/2/3:SCDE=1


(Vcc = 5.0 V \pm 10%, Vss = AVss = 0.0 V, T_A = -40 °C to +105 °C)

Parameter	Symbol	Pin name	Conditions	Val	Unit	
Falameter	Symbol	Fill lidille	Conditions	Min	Max	Onit
Serial clock cycle time	tscyc	SCK0 to SCK3		5 tcp	_	ns
SCK $\uparrow \rightarrow$ SOT delay time	tsнovi	SCK0 to SCK3, SOT0 to SOT3	Internal shift clock	- 50	+ 50	ns
$Valid\ SIN \to SCK \downarrow$	tivsli	SCK0 to SCK3,	mode output pin $C_L = 80 \text{ pF} + 1\text{TTL}$	tcp + 80		ns
$SCK \downarrow \to valid \; SIN \; hold \; time$	tslixi	SIN0 to SIN3		0		ns
$SOT \to SCK \downarrow delay time$	tsov⊔	SCK0 to SCK3, SOT0 to SOT3		3 tcp - 70		ns

Notes : • Depending on the machine clock frequency to be used, the maximum baud rate may be limited by some parameters. These parameters are shown in "MB90920 series hardware manual".

 \bullet CL is the load capacitance connected to the pin during testing.

• tcp is the internal operating clock cycle time. Refer to "(1) Clock timing".



• Bit setting: ESCR0/1/2/3:SCES=1, ECCR0/1/2/3:SCDE=1


(Vcc = 5.0 V \pm 10%, Vss = AVss = 0.0 V, T_A = -40 °C to +105 °C)

Parameter	Symbol	Pin name	Conditions	Value		Unit
				Min	Мах	Unit
Serial clock cycle time	tscyc	SCK0 to SCK3	Internal shift clock mode output pin $C_L = 80 \text{ pF} + 1\text{TTL}$	5 tcp		ns
SCK $\downarrow \rightarrow$ SOT delay time	ts∟ovi	SCK0 to SCK3, SOT0 to SOT3		- 50	+ 50	ns
$Valid\;SIN\toSCK\downarrow$	tıvsнı	SCK0 to SCK3, SIN0 to SIN3		tcp + 80	_	ns
SCK $\uparrow \rightarrow$ valid SIN hold time	tshixi			0	_	ns
$SOT o SCK \uparrow delay$ time	tsovнı	SCK0 to SCK3, SOT0 to SOT3		3 tcp - 70	_	ns


Notes : • Depending on the machine clock frequency to be used, the maximum baud rate may be limited by some parameters. These parameters are shown in "MB90920 series hardware manual".


• CL is the load capacitance connected to the pin during testing.

• tcp is the internal operating clock cycle time. Refer to " (1) Clock timing".



■ PACKAGE DIMENSION





Please check the latest package dimension at the following URL. http://edevice.fujitsu.com/package/en-search/

FUJITSU SEMICONDUCTOR LIMITED

Nomura Fudosan Shin-yokohama Bldg. 10-23, Shin-yokohama 2-Chome, Kohoku-ku Yokohama Kanagawa 222-0033, Japan Tel: +81-45-415-5858 http://jp.fujitsu.com/fsl/en/

For further information please contact:

North and South America

FUJITSU SEMICONDUCTOR AMERICA, INC. 1250 E. Arques Avenue, M/S 333 Sunnyvale, CA 94085-5401, U.S.A. Tel: +1-408-737-5600 Fax: +1-408-737-5999 http://us.fujitsu.com/micro/

Europe

FUJITSU SEMICONDUCTOR EUROPE GmbH Pittlerstrasse 47, 63225 Langen, Germany Tel: +49-6103-690-0 Fax: +49-6103-690-122 http://emea.fujitsu.com/semiconductor/

Korea

FUJITSU SEMICONDUCTOR KOREA LTD. 206 Kosmo Tower Building, 1002 Daechi-Dong, Gangnam-Gu, Seoul 135-280, Republic of Korea Tel: +82-2-3484-7100 Fax: +82-2-3484-7111 http://kr.fujitsu.com/fmk/

Asia Pacific

FUJITSU SEMICONDUCTOR ASIA PTE. LTD. 151 Lorong Chuan, #05-08 New Tech Park 556741 Singapore Tel : +65-6281-0770 Fax : +65-6281-0220 http://www.fujitsu.com/sg/services/micro/semiconductor/

FUJITSU SEMICONDUCTOR SHANGHAI CO., LTD. Rm. 3102, Bund Center, No.222 Yan An Road (E), Shanghai 200002, China Tel : +86-21-6146-3688 Fax : +86-21-6335-1605 http://cn.fujitsu.com/fss/

FUJITSU SEMICONDUCTOR PACIFIC ASIA LTD. 10/F., World Commerce Centre, 11 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel : +852-2377-0226 Fax : +852-2376-3269 http://cn.fujitsu.com/fsp/

Specifications are subject to change without notice. For further information please contact each office.

All Rights Reserved.

The contents of this document are subject to change without notice.

Customers are advised to consult with sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of FUJITSU SEMICONDUCTOR device; FUJITSU SEMICONDUCTOR does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information.

FUJITSU SEMICONDUCTOR assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of FUJITSU SEMICONDUCTOR or any third party or does FUJITSU SEMICONDUCTOR warrant non-infringement of any third-party's intellectual property right or other right by using such information. FUJITSU SEMICONDUCTOR assumes no liability for any infringement of the intellectual property rights or other rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that FUJITSU SEMICONDUCTOR will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

Exportation/release of any products described in this document may require necessary procedures in accordance with the regulations of the Foreign Exchange and Foreign Trade Control Law of Japan and/or US export control laws.

The company names and brand names herein are the trademarks or registered trademarks of their respective owners.