



Welcome to [E-XFL.COM](https://www.e-xfl.com)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|---|
| Product Status | Obsolete |
| Core Processor | F ² MC-16LX |
| Core Size | 16-Bit |
| Speed | 32MHz |
| Connectivity | CANbus, LINbus, UART/USART |
| Peripherals | LCD, LVD, POR, PWM, WDT |
| Number of I/O | 93 |
| Program Memory Size | 256KB (256K x 8) |
| Program Memory Type | Mask ROM |
| EEPROM Size | - |
| RAM Size | 10K x 8 |
| Voltage - Supply (Vcc/Vdd) | 4V ~ 5.5V |
| Data Converters | A/D 8x8/10b |
| Oscillator Type | External |
| Operating Temperature | -40°C ~ 105°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 120-LQFP |
| Supplier Device Package | 120-LQFP (16x16) |
| Purchase URL | https://www.e-xfl.com/product-detail/infineon-technologies/mb90922ncspmc-gs-273e1 |

(Continued)

- 16-bit reload timer (4 channels)
16-bit reload timer operation (select toggle output or one-shot output)
Selectable event count function
- Real time watch timer (main clock)
Operates directly from oscillator clock.
Interrupt can be generated by second/minute/hour/date counter overflow.
- PPG timer (6 channels)
Output pins (3 channels), external trigger input pin (1 channel)
Operation clock frequencies : f_{CP} , $f_{CP}/2^2$, $f_{CP}/2^4$, $f_{CP}/2^6$
- Delay interrupt
Generates interrupt for task switching.
Interrupts to CPU can be generated/cleared by software setting.
- External interrupts (8 channels)
8-channel independent operation
Interrupt source setting available : “L” to “H” edge/ “H” to “L” edge/ “L” level/ “H” level.
- 8/10-bit A/D converter (8 channels)
Conversion time : 3 μ s (at $f_{CP} = 32$ MHz)
External trigger activation available (P50/INT0/ADTG)
Internal timer activation available (16-bit reload timer 1)
- UART(LIN/SCI) (4 channels)
Equipped with full duplex double buffer
Clock-asynchronous or clock-synchronous serial transfer is available
- CAN interface (4 channels : CAN0 and CAN2, and CAN1 and CAN3 share transmission and reception pins, and interrupt control registers).
Conforms to CAN specifications version 2.0 Part A and B.
Automatic resend in case of error.
Automatic transfer in response to remote frame.
16 prioritized message buffers for data and ID
Multiple message support
Flexible configuration for receive filter : Full bit compare/full bit mask/two partial bit masks
Supports up to 1 Mbps
CAN wakeup function (RX connected to INT0 internally)
- LCD controller/driver (32 segment x 4 common)
Segment driver and command driver with direct LCD panel (display) drive capability
- Reset on detection of low voltage/program loop
Automatic reset when low voltage is detected
Program looping detection function
- Stepping motor controller (4 channels)
High current output for each channel $\times 4$
Synchronized 8/10-bit PWM for each channel $\times 2$
- Sound generator (2 channels)
8-bit PWM signal mixed with tone frequency from 8-bit reload counter.
PWM frequencies : 125 kHz, 62.5 kHz, 31.2 kHz, 15.6 kHz (at $f_{CP} = 32$ MHz)
Tone frequencies : PWM frequency /2/ , divided by (reload frequency +1)
- Input/output ports
General-purpose input/output port (CMOS output) 93 ports
- Function for port input level selection
Automotive/CMOS-Schmitt
- Flash memory security function
Protects the contents of Flash memory (Flash memory product only)

MB90920 Series

| Pin no. | Pin name | I/O circuit type*1 | Function |
|---------|----------|--------------------|---|
| 61 | P54 | I | General-purpose I/O port |
| | TX0 | | CAN interface 0 TX output pin |
| | TX2 | | CAN interface 2 TX output pin |
| | SGA1 | | Sound generator ch.1 SGA output pin |
| 63 | P55 | I | General-purpose I/O port |
| | RX0 | | CAN interface 0 RX input pin |
| | RX2 | | CAN interface 2 RX input pin |
| | INT2 | | INT2 external interrupt input pin |
| 91 | P56 | I | General-purpose I/O port |
| | SGO0 | | Sound generator ch.0 SGO output pin |
| | FRCK | | Free-run timer clock input pin |
| 92 | P57 | I | General-purpose I/O port |
| | SGA0 | | Sound generator ch.0 SGA output pin |
| 39 | P60 | H | General-purpose I/O port |
| | AN0 | | A/D converter input pin |
| 40 | P61 | H | General-purpose I/O port |
| | AN1 | | A/D converter input pin |
| 41 | P62 | H | General-purpose I/O port |
| | AN2 | | A/D converter input pin |
| 42 | P63 | H | General-purpose I/O port |
| | AN3 | | A/D converter input pin |
| 43 | P64 | H | General-purpose I/O port |
| | AN4 | | A/D converter input pin |
| 44 | P65 | H | General-purpose I/O port |
| | AN5 | | A/D converter input pin |
| 45 | P66 | H | General-purpose I/O port |
| | AN6 | | A/D converter input pin |
| 46 | P67 | H | General-purpose I/O port |
| | AN7 | | A/D converter input pin |
| 67 | P70 | L | General-purpose output-only port |
| | PWM1P0 | | Stepping motor controller ch.0 output pin |
| 68 | P71 | L | General-purpose output-only port |
| | PWM1M0 | | Stepping motor controller ch.0 output pin |
| 69 | P72 | L | General-purpose output-only port |
| | PWM2P0 | | Stepping motor controller ch.0 output pin |

(Continued)

(Continued)

| Pin no. | Pin name | I/O circuit type*1 | Function |
|-------------|----------|--------------------|--|
| 26 | PD2 | I | General-purpose I/O port |
| | SCK2 | | UART ch.2 serial clock I/O pin |
| 27 | PD3 | J | General-purpose I/O port |
| | SIN3 | | UART ch.3 serial data input pin |
| 28 | PD4 | I | General-purpose I/O port |
| | SOT3 | | UART ch.3 serial data output pin |
| 29 | PD5 | I | General-purpose I/O port |
| | SCK3 | | UART ch.3 serial clock I/O pin |
| 30 | PD6 | I | General-purpose I/O port |
| | TOT2 | | 16-bit reload timer ch.2 TOT output pin |
| 56 | PE0 | I | General-purpose I/O port |
| | TOT3 | | 16-bit reload timer ch.3 TOT output pin |
| 57 | PE1 | I | General-purpose I/O port |
| | TIN3 | | 16-bit reload timer ch.3 TIN input pin |
| 64 | PE2 | I | General-purpose I/O port |
| | SGO1 | | Sound generator ch.1 SGO output pin |
| 62 | RSTO | N | Internal reset signal output pin |
| 65, 75, 85 | DVCC | — | Power supply input pins dedicated for high current output buffer |
| 66, 76, 86 | DVSS | — | Power supply GND pins dedicated for high current output buffer |
| 35 | AVCC | — | A/D converter dedicated power supply input pin |
| 38 | AVSS | — | A/D converter dedicated power supply GND pin |
| 36 | AVRH | — | A/D converter Vref+ input pin. Vref- is fixed to AVSS. |
| 89 | MD0 | D | Mode setting input pin. Connect to VCC pin. |
| 88 | MD1 | D | Mode setting input pin. Connect to VCC pin. |
| 87 | MD2 | D/E*2 | Mode setting input pin. Connect to VSS pin. |
| 17 | C | — | External capacitor pin. Connect a 0.1 μ F capacitor between this pin and the VSS pin. |
| 15, 105 | VCC | — | Power supply input pins |
| 16, 47, 106 | VSS | — | GND power supply pins |

*1 : For I/O circuit type, refer to “■ I/O CIRCUIT TYPES”.

*2 : The I/O circuit type is D for Flash memory products and E for evaluation products.

- **Notes on operating in PLL clock mode**

On this microcontroller, if in case the crystal oscillator breaks off or an external reference clock input stops while the PLL clock mode is selected, a self-oscillator circuit contained in the PLL may continue its operation at its self-running frequency. However, FUJITSU SEMICONDUCTOR will not guarantee results of operations if such failure occurs.

- **Crystal oscillator circuit**


Noise around the X0/X1, or X0A/X1A pins may cause this device to operate abnormally. In the interest of stable operation it is strongly recommended that printed circuit artwork places ground bypass capacitors as close as possible to the X0/X1, X0A/X1A and crystal oscillator (or ceramic oscillator) and that oscillator lines do not cross the lines of other circuits.

Please ask each crystal maker to evaluate the oscillational characteristics of the crystal and this device.

- **Power supply pins**

Devices including multiple VCC or VSS pins are designed such that pins that need to be at the same potential are interconnected internally to prevent malfunctions such as latch-up. To reduce unnecessary radiation, prevent malfunctioning of the strobe signal due to the rise of ground level, and observe the standard for total output current, be sure to connect the VCC and VSS pins to the power supply and ground externally.

Always connect all of the VCC pins to the same potential and all of the VSS pins to ground as shown in the following diagram. The device will not operate correctly if multiple VCC or VSS pins are connected to different voltages, even if those voltages are within the guaranteed operating ranges.



In addition, care must be given to connecting the VCC and VSS pins of this device to the current supply source with as low impedance as possible. It is recommended that a 1.0 μ F bypass capacitor be connected between the VCC and VSS pins as close to the pins as possible.

- **Sequence for connecting the A/D converter power supply and analog inputs**

The A/D converter power supply (AV_{CC} , AV_{RH}) and analog inputs (AN0 to AN7) must be applied after the digital power supply (V_{CC}) is switched on. When turning the power off, the A/D converter power supply and analog inputs must be disconnected before the digital power supply is switched off (V_{CC}). Ensure that AV_{RH} does not exceed AV_{CC} during either power-on or power-off. Even when pins which double as analog input pins are used as input ports, be sure that the input voltage does not exceed AV_{CC} (turning on/off the analog and digital power supplies simultaneously is acceptable).

- **Serial communication**

In serial communication, reception of wrong data may occur due to noise or other causes. Therefore, design a printed circuit board to prevent noise from occurring. Taking account of the reception of wrong data, detect errors by measures such as adding a checksum to the end of data. If an error is detected, retransmit the data.

- **Characteristic difference between flash device and MASK ROM device**

In the flash device and the MASK ROM device, the electrical characteristic including current consumption, ESD, latch-up, the noise characteristic, and oscillation characteristic, etc. is different according to the difference between the chip layout and the memory structure.

Reconfirm the electrical characteristic when the product is replaced by another product of the same series.

MB90920 Series

| Address | Register name | Symbol | Read/write | Resource name | Initial value | |
|--|--|-----------------|------------|-----------------------|-----------------------|--|
| 000024 _H | Compare clear register | CPCLR | R/W | 16-bit free-run timer | XXXXXXXX _B | |
| 000025 _H | | | R/W | | XXXXXXXX _B | |
| 000026 _H | Timer data register | TCDT | R/W | | 00000000 _B | |
| 000027 _H | | | R/W | | 00000000 _B | |
| 000028 _H | Lower timer control status register | TCCSL | R/W | | 00000000 _B | |
| 000029 _H | Higher timer control status register | TCCSH | R/W | | 01-00000 _B | |
| 00002A _H | Lower PPG0 control status register | PCNTL0 | R/W | 16-bit PPG0 | 00000000 _B | |
| 00002B _H | Higher PPG0 control status register | PCNTH0 | R/W | | 00000001 _B | |
| 00002C _H | Lower PPG1 control status register | PCNTL1 | R/W | 16-bit PPG1 | 00000000 _B | |
| 00002D _H | Higher PPG1 control status register | PCNTH1 | R/W | | 00000001 _B | |
| 00002E _H | Lower PPG2 control status register | PCNTL2 | R/W | 16-bit PPG2 | 00000000 _B | |
| 00002F _H | Higher PPG2 control status register | PCNTH2 | R/W | | 00000001 _B | |
| 000030 _H | External interrupt enable | ENIR | R/W | External interrupt | 00000000 _B | |
| 000031 _H | External interrupt request | EIRR | R/W | | 00000000 _B | |
| 000032 _H | Lower external interrupt level | ELVRL | R/W | | 00000000 _B | |
| 000033 _H | Higher external interrupt level | ELVRH | R/W | | 00000000 _B | |
| 000034 _H | Serial mode register 0 | SMR0 | R/W, W | UART (LIN/SCI) 0 | 00000000 _B | |
| 000035 _H | Serial control register 0 | SCR0 | R/W, W | | 00000000 _B | |
| 000036 _H | Reception/transmission data register 1 | RDR0/ TDR0 | R/W | | 00000000 _B | |
| 000037 _H | Serial status register 0 | SSR0 | R/W, R | | 00001000 _B | |
| 000038 _H | Extended communication control register 0 | ECCR0 | R/W, R | | 000000XX _B | |
| 000039 _H | Extended status control register 0 | ESCR0 | R/W | | 00000100 _B | |
| 00003A _H | Baud rate generator register 00 | BGR00 | R/W | | 00000000 _B | |
| 00003B _H | Baud rate generator register 01 | BGR01 | R/W, R | | 00000000 _B | |
| 00003C _H to 00003F _H | (Disabled) | | | | | |
| 000040 _H to 00004F _H | Area reserved for CAN Controller 0. Refer to “■ CAN CONTROLLERS” | | | | | |
| 000050 _H | Lower timer control status register 0 | TMCSR0L | R/W | 16-bit reload timer 0 | 00000000 _B | |
| 000051 _H | Higher timer control status register 0 | TMCSR0H | R/W | | XXX10000 _B | |
| 000052 _H | Timer register 0/reload register 0 | TMR0/ TMRLR0 | R/W | | XXXXXXXX _B | |
| 000053 _H | | | | | XXXXXXXX _B | |

(Continued)

| Address | Register name | Symbol | Read/write | Resource name | Initial value |
|--|--|---------------|------------|--------------------------|-----------------------|
| 0000B0 _H | Interrupt control register 00 | ICR00 | R/W | Interrupt controller | 00000111 _B |
| 0000B1 _H | Interrupt control register 01 | ICR01 | R/W | | 00000111 _B |
| 0000B2 _H | Interrupt control register 02 | ICR02 | R/W | | 00000111 _B |
| 0000B3 _H | Interrupt control register 03 | ICR03 | R/W | | 00000111 _B |
| 0000B4 _H | Interrupt control register 04 | ICR04 | R/W | | 00000111 _B |
| 0000B5 _H | Interrupt control register 05 | ICR05 | R/W | | 00000111 _B |
| 0000B6 _H | Interrupt control register 06 | ICR06 | R/W | | 00000111 _B |
| 0000B7 _H | Interrupt control register 07 | ICR07 | R/W | | 00000111 _B |
| 0000B8 _H | Interrupt control register 08 | ICR08 | R/W | | 00000111 _B |
| 0000B9 _H | Interrupt control register 09 | ICR09 | R/W | | 00000111 _B |
| 0000BA _H | Interrupt control register 10 | ICR10 | R/W | | 00000111 _B |
| 0000BB _H | Interrupt control register 11 | ICR11 | R/W | | 00000111 _B |
| 0000BC _H | Interrupt control register 12 | ICR12 | R/W | | 00000111 _B |
| 0000BD _H | Interrupt control register 13 | ICR13 | R/W | | 00000111 _B |
| 0000BE _H | Interrupt control register 14 | ICR14 | R/W | | 00000111 _B |
| 0000BF _H | Interrupt control register 15 | ICR15 | R/W | | 00000111 _B |
| 0000C0 _H to 0000C3 _H | (Disabled) | | | | |
| 0000C4 _H | Serial mode register 1 | SMR1 | R/W, W | UART (LIN/SCI) 1 | 00000000 _B |
| 0000C5 _H | Serial control register 1 | SCR1 | R/W, W | | 00000000 _B |
| 0000C6 _H | Reception/transmission data register 1 | RDR1/ TDR1 | R/W | | 00000000 _B |
| 0000C7 _H | Serial status register 1 | SSR1 | R/W, R | | 00001000 _B |
| 0000C8 _H | Extended communication control register 1 | ECCR1 | R/W, R | | 000000XX _B |
| 0000C9 _H | Extended status control register 1 | ESCR1 | R/W | | 00000100 _B |
| 0000CA _H | Baud rate generator register 10 | BGR10 | R/W | | 00000000 _B |
| 0000CB _H | Baud rate generator register 11 | BGR11 | R/W, R | | 00000000 _B |
| 0000CC _H | Lower watch timer control register | WTCRL | R/W | Real-time watch timer | 000XXXX0 _B |
| 0000CD _H | Middle watch timer control register | WTCRM | R/W | | 00000000 _B |
| 0000CE _H | Higher watch timer control register | WTCRH | R/W | | XXXXXX00 _B |
| 0000CF _H | Sub clock control register | PSCCR | W | Sub clock | XXXX0000 _B |
| 0000D0 _H | Input capture control status 4/5 | ICS45 | R/W | Input capture 4/5 | 00000000 _B |
| 0000D1 _H | Input capture edge register 4/5 | ICE45 | R/W, R | | XXXXXXXX _B |
| 0000D2 _H | Input capture control status 6/7 | ICS67 | R/W | Input capture 6/7 | 00000000 _B |
| 0000D3 _H | Input capture edge register 6/7 | ICE67 | R/W, R | | XXX0X0XX _B |

(Continued)

| Address | Register name | Symbol | Read/write | Resource name | Initial value |
|--|--|---------|------------|-------------------|-----------------------|
| 003700 _H to 0037FF _H | Area reserved for CAN Controller 2. Refer to “■ CAN CONTROLLERS” | | | | |
| 003800 _H to 0038FF _H | Area reserved for CAN Controller 3. Refer to “■ CAN CONTROLLERS” | | | | |
| 003900 _H to 00391F _H | (Disabled) | | | | |
| 003920 _H | PPG0 down counter register | PDCR0 | R | 16-bit PPG0 | 11111111 _B |
| 003921 _H | | | | | 11111111 _B |
| 003922 _H | PPG0 cycle setting register | PCSR0 | W | | 11111111 _B |
| 003923 _H | | | | | 11111111 _B |
| 003924 _H | PPG0 duty setting register | PDUT0 | W | 16-bit PPG0 | 00000000 _B |
| 003925 _H | | | | | 00000000 _B |
| 003926 _H | PPG0 output division setting register | PPGDIV0 | R/W, R | | 11111100 _B |
| 003927 _H | (Disabled) | | | | |
| 003928 _H | PPG1 down counter register | PDCR1 | R | 16-bit PPG1 | 11111111 _B |
| 003929 _H | | | | | 11111111 _B |
| 00392A _H | PPG1 cycle setting register | PCSR1 | W | | 11111111 _B |
| 00392B _H | | | | | 11111111 _B |
| 00392C _H | PPG1 duty setting register | PDUT1 | W | | 00000000 _B |
| 00392D _H | | | | | 00000000 _B |
| 00392E _H | PPG1output division setting register | PPGDIV1 | R/W, R | | 11111100 _B |
| 00392F _H | (Disabled) | | | | |
| 003930 _H | PPG2 down counter register | PDCR2 | R | 16-bit PPG2 | 11111111 _B |
| 003931 _H | | | | | 11111111 _B |
| 003932 _H | PPG2 cycle setting register | PCSR2 | W | | 11111111 _B |
| 003933 _H | | | | | 11111111 _B |
| 003934 _H | PPG2 duty setting register | PDUT2 | W | | 00000000 _B |
| 003935 _H | | | | | 00000000 _B |
| 003936 _H | PPG2 output division setting register | PPGDIV2 | R/W, R | | 11111100 _B |
| 003937 _H to 00393F _H | (Disabled) | | | | |
| 003940 _H | Input capture register 4 | IPCP4 | R | Input capture 4/5 | XXXXXXXX _B |
| 003941 _H | | | | | XXXXXXXX _B |
| 003942 _H | Input capture register 5 | IPCP5 | R | | XXXXXXXX _B |
| 003943 _H | | | | | XXXXXXXX _B |

(Continued)

MB90920 Series

| Address | Register name | Symbol | Read/write | Resource name | Initial value |
|--|--|-----------------|------------|------------------------------|-----------------------|
| 003944 _H | Input capture register 6 | IPCP6 | R | Input capture 6/7 | XXXXXXXX _B |
| 003945 _H | | | | | XXXXXXXX _B |
| 003946 _H | Input capture register 7 | IPCP7 | R | | XXXXXXXX _B |
| 003947 _H | | | | | XXXXXXXX _B |
| 003948 _H to 00394F _H | (Disabled) | | | | |
| 003950 _H | Minute data register 2/Reload register 2 | TMR2/ TMRLR2 | R/W | 16-bit reload timer 2 | XXXXXXXX _B |
| 003951 _H | | | | | XXXXXXXX _B |
| 003952 _H | Minute data register 3/Reload register 3 | TMR3/ TMRLR3 | R/W | 16-bit reload timer 3 | XXXXXXXX _B |
| 003953 _H | | | | | XXXXXXXX _B |
| 003954 _H to 003957 _H | (Disabled) | | | | |
| 003958 _H | Sub second data register | WTBR | R/W | Real time watch timer | XXXXXXXX _B |
| 003959 _H | | | | | XXXXXXXX _B |
| 00395A _H | | | | | XXXXXXXX _B |
| 00395B _H | Second data register | WTSR | R/W | | XX000000 _B |
| 00395C _H | Minute data register | WTMR | R/W | | XX000000 _B |
| 00395D _H | Hour data register | WTHR | R/W | | XXX00000 _B |
| 00395E _H | Day data register | WTDR | R/W | | 00X00001 _B |
| 00395F _H | (Disabled) | | | | |
| 003960 _H | LCD display RAM | VRAM | R/W | LCD controller/ driver | XXXXXXXX _B |
| 003961 _H | | | | | XXXXXXXX _B |
| 003962 _H | | | | | XXXXXXXX _B |
| 003963 _H | | | | | XXXXXXXX _B |
| 003964 _H | | | | | XXXXXXXX _B |
| 003965 _H | | | | | XXXXXXXX _B |
| 003966 _H | | | | | XXXXXXXX _B |
| 003967 _H | | | | | XXXXXXXX _B |
| 003968 _H | | | | | XXXXXXXX _B |
| 003969 _H | | | | | XXXXXXXX _B |
| 00396A _H | | | | | XXXXXXXX _B |
| 00396B _H | | | | | XXXXXXXX _B |
| 00396C _H | | | | | XXXXXXXX _B |
| 00396D _H | | | | | XXXXXXXX _B |
| 00396E _H | | | | | XXXXXXXX _B |
| 00396F _H | | | | | XXXXXXXX _B |

(Continued)

MB90920 Series

(Continued)

| Address | | | | Register | Abbreviation | Access | Initial Value |
|---------------------|---------------------|---------------------|---------------------|----------------|--------------|--------|---|
| CAN0 | CAN1 | CAN2 | CAN3 | | | | |
| 003A40 _H | 003B40 _H | 003740 _H | 003840 _H | ID register 8 | IDR8 | R/W | XXXXXXXX _B XXXXXXXX _B |
| 003A41 _H | 003B41 _H | 003741 _H | 003841 _H | | | | XXXXXX--- _B XXXXXXXX _B |
| 003A42 _H | 003B42 _H | 003742 _H | 003842 _H | | | | |
| 003A43 _H | 003B43 _H | 003743 _H | 003843 _H | | | | |
| 003A44 _H | 003B44 _H | 003744 _H | 003844 _H | ID register 9 | IDR9 | R/W | XXXXXXXX _B XXXXXXXX _B |
| 003A45 _H | 003B45 _H | 003745 _H | 003845 _H | | | | XXXXXX--- _B XXXXXXXX _B |
| 003A46 _H | 003B46 _H | 003746 _H | 003846 _H | | | | |
| 003A47 _H | 003B47 _H | 003747 _H | 003847 _H | | | | |
| 003A48 _H | 003B48 _H | 003748 _H | 003848 _H | ID register 10 | IDR10 | R/W | XXXXXXXX _B XXXXXXXX _B |
| 003A49 _H | 003B49 _H | 003749 _H | 003849 _H | | | | XXXXXX--- _B XXXXXXXX _B |
| 003A4A _H | 003B4A _H | 00374A _H | 00384A _H | | | | |
| 003A4B _H | 003B4B _H | 00374B _H | 00384B _H | | | | |
| 003A4C _H | 003B4C _H | 00374C _H | 00384C _H | ID register 11 | IDR11 | R/W | XXXXXXXX _B XXXXXXXX _B |
| 003A4D _H | 003B4D _H | 00374D _H | 00384D _H | | | | XXXXXX--- _B XXXXXXXX _B |
| 003A4E _H | 003B4E _H | 00374E _H | 00384E _H | | | | |
| 003A4F _H | 003B4F _H | 00374F _H | 00384F _H | | | | |
| 003A50 _H | 003B50 _H | 003750 _H | 003850 _H | ID register 12 | IDR12 | R/W | XXXXXXXX _B XXXXXXXX _B |
| 003A51 _H | 003B51 _H | 003751 _H | 003851 _H | | | | XXXXXX--- _B XXXXXXXX _B |
| 003A52 _H | 003B52 _H | 003752 _H | 003852 _H | | | | |
| 003A53 _H | 003B53 _H | 003753 _H | 003853 _H | | | | |
| 003A54 _H | 003B54 _H | 003754 _H | 003854 _H | ID register 13 | IDR13 | R/W | XXXXXXXX _B XXXXXXXX _B |
| 003A55 _H | 003B55 _H | 003755 _H | 003855 _H | | | | XXXXXX--- _B XXXXXXXX _B |
| 003A56 _H | 003B56 _H | 003756 _H | 003856 _H | | | | |
| 003A57 _H | 003B57 _H | 003757 _H | 003857 _H | | | | |
| 003A58 _H | 003B58 _H | 003758 _H | 003858 _H | ID register 14 | IDR14 | R/W | XXXXXXXX _B XXXXXXXX _B |
| 003A59 _H | 003B59 _H | 003759 _H | 003859 _H | | | | XXXXXX--- _B XXXXXXXX _B |
| 003A5A _H | 003B5A _H | 00375A _H | 00385A _H | | | | |
| 003A5B _H | 003B5B _H | 00375B _H | 00385B _H | | | | |
| 003A5C _H | 003B5C _H | 00375C _H | 00385C _H | ID register 15 | IDR15 | R/W | XXXXXXXX _B XXXXXXXX _B |
| 003A5D _H | 003B5D _H | 00375D _H | 00385D _H | | | | XXXXXX--- _B XXXXXXXX _B |
| 003A5E _H | 003B5E _H | 00375E _H | 00385E _H | | | | |
| 003A5F _H | 003B5F _H | 00375F _H | 00385F _H | | | | |

List of Message Buffers (DLC Registers)

| Address | | | | Register | Abbrevia- tion | Access | Initial Value |
|---------------------|---------------------|---------------------|---------------------|-----------------|-------------------|--------|-----------------------|
| CAN0 | CAN1 | CAN2 | CAN3 | | | | |
| 003A60 _H | 003B60 _H | 003760 _H | 003860 _H | DLC register 0 | DLCR0 | R/W | ----XXXX _B |
| 003A61 _H | 003B61 _H | 003761 _H | 003861 _H | | | | |
| 003A62 _H | 003B62 _H | 003762 _H | 003862 _H | DLC register 1 | DLCR1 | R/W | ----XXXX _B |
| 003A63 _H | 003B63 _H | 003763 _H | 003863 _H | | | | |
| 003A64 _H | 003B64 _H | 003764 _H | 003864 _H | DLC register 2 | DLCR2 | R/W | ----XXXX _B |
| 003A65 _H | 003B65 _H | 003765 _H | 003865 _H | | | | |
| 003A66 _H | 003B66 _H | 003766 _H | 003866 _H | DLC register 3 | DLCR3 | R/W | ----XXXX _B |
| 003A67 _H | 003B67 _H | 003767 _H | 003867 _H | | | | |
| 003A68 _H | 003B68 _H | 003768 _H | 003868 _H | DLC register 4 | DLCR4 | R/W | ----XXXX _B |
| 003A69 _H | 003B69 _H | 003769 _H | 003869 _H | | | | |
| 003A6A _H | 003B6A _H | 00376A _H | 00386A _H | DLC register 5 | DLCR5 | R/W | ----XXXX _B |
| 003A6B _H | 003B6B _H | 00376B _H | 00386B _H | | | | |
| 003A6C _H | 003B6C _H | 00376C _H | 00386C _H | DLC register 6 | DLCR6 | R/W | ----XXXX _B |
| 003A6D _H | 003B6D _H | 00376D _H | 00386D _H | | | | |
| 003A6E _H | 003B6E _H | 00376E _H | 00386E _H | DLC register 7 | DLCR7 | R/W | ----XXXX _B |
| 003A6F _H | 003B6F _H | 00376F _H | 00386F _H | | | | |
| 003A70 _H | 003B70 _H | 003770 _H | 003870 _H | DLC register 8 | DLCR8 | R/W | ----XXXX _B |
| 003A71 _H | 003B71 _H | 003771 _H | 003871 _H | | | | |
| 003A72 _H | 003B72 _H | 003772 _H | 003872 _H | DLC register 9 | DLCR9 | R/W | ----XXXX _B |
| 003A73 _H | 003B73 _H | 003773 _H | 003873 _H | | | | |
| 003A74 _H | 003B74 _H | 003774 _H | 003874 _H | DLC register 10 | DLCR10 | R/W | ----XXXX _B |
| 003A75 _H | 003B75 _H | 003775 _H | 003875 _H | | | | |
| 003A76 _H | 003B76 _H | 003776 _H | 003876 _H | DLC register 11 | DLCR11 | R/W | ----XXXX _B |
| 003A77 _H | 003B77 _H | 003777 _H | 003877 _H | | | | |
| 003A78 _H | 003B78 _H | 003778 _H | 003878 _H | DLC register 12 | DLCR12 | R/W | ----XXXX _B |
| 003A79 _H | 003B79 _H | 003779 _H | 003879 _H | | | | |
| 003A7A _H | 003B7A _H | 00377A _H | 00387A _H | DLC register 13 | DLCR13 | R/W | ----XXXX _B |
| 003A7B _H | 003B7B _H | 00377B _H | 00387B _H | | | | |
| 003A7C _H | 003B7C _H | 00377C _H | 00387C _H | DLC register 14 | DLCR14 | R/W | ----XXXX _B |
| 003A7D _H | 003B7D _H | 00377D _H | 00387D _H | | | | |
| 003A7E _H | 003B7E _H | 00377E _H | 00387E _H | DLC register 15 | DLCR15 | R/W | ----XXXX _B |
| 003A7F _H | 003B7F _H | 00377F _H | 00387F _H | | | | |

■ INTERRUPT SOURCES, INTERRUPT VECTORS, AND INTERRUPT CONTROL REGISTERS

| Interrupt source | EI ² OS corresponding | Interrupt vector | | | Interrupt control register | | Priority *2 |
|---|-------------------------------------|------------------|-----------------|---------------------|-------------------------------|------------------------|--|
| | | Number | | Address | ICR | Address | |
| Reset | × | #08 | 08 _H | FFFFDC _H | — | — | <div>High</div> <div>↑</div> <div>↓</div> <div>Low</div> |
| INT9 instruction | × | #09 | 09 _H | FFFFD8 _H | — | — | |
| Exception processing | × | #10 | 0A _H | FFFFD4 _H | — | — | |
| CAN0 received/CAN2 received | × | #11 | 0B _H | FFFFD0 _H | ICR00 | 0000B0 _H *1 | |
| CAN0 transmitted/node status/ CAN2 transmitted/node status | × | #12 | 0C _H | FFFFCC _H | | | |
| CAN1 received/CAN3 received | × | #13 | 0D _H | FFFFC8 _H | ICR01 | 0000B1 _H *1 | |
| CAN1 transmitted/node status/ CAN3 transmitted/node status/SIO | × | #14 | 0E _H | FFFFC4 _H | | | |
| Input capture 0 | △ | #15 | 0F _H | FFFFC0 _H | ICR02 | 0000B2 _H *1 | |
| DTP/ external interrupt - ch.0/ch.1 detected | △ | #16 | 10 _H | FFFFBC _H | | | |
| Reload timer 0 | △ | #17 | 11 _H | FFFFB8 _H | ICR03 | 0000B3 _H *1 | |
| Reload timer 2 | △ | #18 | 12 _H | FFFFB4 _H | | | |
| Input capture 1 | △ | #19 | 13 _H | FFFFB0 _H | ICR04 | 0000B4 _H *1 | |
| DTP/ external interrupt - ch.2/ch.3 detected | △ | #20 | 14 _H | FFFFAC _H | | | |
| Input capture 2 | △ | #21 | 15 _H | FFFFA8 _H | ICR05 | 0000B5 _H *1 | |
| Reload timer 3 | △ | #22 | 16 _H | FFFFA4 _H | | | |
| Input capture 3/4/5/6/7 | △ | #23 | 17 _H | FFFFA0 _H | ICR06 | 0000B6 _H *1 | |
| DTP/ external interrupt - ch.4/ ch.5 detected UART3 RX | △ | #24 | 18 _H | FFFF9C _H | | | |
| PPG timer 0 | △ | #25 | 19 _H | FFFF98 _H | ICR07 | 0000B7 _H *1 | |
| DTP/ external interrupt - ch.6/ ch.7 detected UART3 TX | △ | #26 | 1A _H | FFFF94 _H | | | |
| PPG timer 1 | △ | #27 | 1B _H | FFFF90 _H | ICR08 | 0000B8 _H *1 | |
| Reload timer 1 | △ | #28 | 1C _H | FFFF8C _H | | | |
| PPG timer 2/3/4/5 | ○ | #29 | 1D _H | FFFF88 _H | ICR09 | 0000B9 _H *1 | |
| Real time watch timer watch timer (sub clock) | × | #30 | 1E _H | FFFF84 _H | | | |
| Free-run timer overflow/clear | × | #31 | 1F _H | FFFF80 _H | ICR10 | 0000BA _H *1 | |
| A/D converter conversion complete | ○ | #32 | 20 _H | FFFF7C _H | | | |
| Sound generator 0/1 | × | #33 | 21 _H | FFFF78 _H | ICR11 | 0000BB _H *1 | |
| Time-base timer | × | #34 | 22 _H | FFFF74 _H | | | |
| UART2 RX | ○ | #35 | 23 _H | FFFF70 _H | ICR12 | 0000BC _H *1 | |
| UART2 TX | △ | #36 | 24 _H | FFFF6C _H | | | |

(Continued)

■ ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings

| Parameter | Symbol | Rating | | Unit | Remarks |
|--|------------------------|-----------------------|-----------------------|------|---------------------------------------|
| | | Min | Max | | |
| Power supply voltage*1 | V _{CC} | V _{SS} – 0.3 | V _{SS} + 6.0 | V | |
| | AV _{CC} | V _{SS} – 0.3 | V _{SS} + 6.0 | V | AV _{CC} = V _{CC} *2 |
| | AVRH | V _{SS} – 0.3 | V _{SS} + 6.0 | V | AV _{CC} ≥ AVRH*2 |
| | DV _{CC} | V _{SS} – 0.3 | V _{SS} + 6.0 | V | DV _{CC} = V _{CC} *2 |
| Input voltage*1 | V _I | V _{SS} – 0.3 | V _{CC} + 0.3 | V | *3 |
| Output voltage*1 | V _O | V _{SS} – 0.3 | V _{CC} + 0.3 | V | |
| Maximum clamp current | I _{CLAMP} | – 4 | + 4 | mA | *7 |
| Total maximum clamp current | Σ I _{CLAMP} | — | 40 | mA | *7 |
| “L” level maximum output current*4 | I _{OL1} | — | 15 | mA | Except P70 to P77 and P80 to P87 |
| | I _{OL2} | — | 40 | mA | P70 to P77 and P80 to P87 |
| “L” level average output current*5 | I _{OLAV1} | — | 4 | mA | Except P70 to P77 and P80 to P87 |
| | I _{OLAV2} | — | 30 | mA | P70 to P77 and P80 to P87 |
| “L” level maximum total output current | ΣI _{OL1} | — | 100 | mA | Except P70 to P77 and P80 to P87 |
| | ΣI _{OL2} | — | 330 | mA | P70 to P77 and P80 to P87 |
| “L” level average total output current | ΣI _{OLAV1} | — | 50 | mA | Except P70 to P77 and P80 to P87 |
| | ΣI _{OLAV2} | — | 250 | mA | P70 to P77 and P80 to P87 |
| “H” level maximum output current | I _{OH1} *4 | — | –15 | mA | Except P70 to P77 and P80 to P87 |
| | I _{OH2} *4 | — | –40 | mA | P70 to P77 and P80 to P87 |
| “H” level average output current | I _{OHAV1} *5 | — | –4 | mA | Except P70 to P77 and P80 to P87 |
| | I _{OHAV2} *5 | — | –30 | mA | P70 to P77 and P80 to P87 |
| “H” level maximum total output current | ΣI _{OH1} | — | –100 | mA | Except P70 to P77 and P80 to P87 |
| | ΣI _{OH2} | — | –330 | mA | P70 to P77 and P80 to P87 |
| “H” level average total output current | ΣI _{OHAV1} *6 | — | –50 | mA | Except P70 to P77 and P80 to P87 |
| | ΣI _{OHAV2} *6 | — | –250 | mA | P70 to P77 and P80 to P87 |
| Power consumption | P _D | — | 625 | mW | |
| Operating temperature | T _A | – 40 | + 105 | °C | |
| Storage temperature | T _{STG} | – 55 | + 150 | °C | |

*1 : The parameter is based on V_{SS} = AV_{SS} = DV_{SS} = 0.0 V.

*2 : AV_{CC}, AVRH must not exceed V_{CC}, and AVRH must not exceed AV_{CC}.

When using an evaluation product, DV_{CC} must not exceed V_{CC} (however, DV_{CC} can be set to a higher voltage than V_{CC} when using a Flash memory product).


*3 : If the input current or the maximum input current is limited using external components, I_{CLAMP} is the applicable rating instead of V_I.

*4 : Maximum output current is defined as the peak value of current through any one of the corresponding pins.

(Continued)

• Guaranteed PLL Operation Range

Internal operating clock frequency vs. Power supply voltage



- Notes :
- For PLL 1 \times only, use with $f_{CP} = 4$ MHz or greater.
 - Refer to “5. A/D Converter (1) Electrical Characteristics” for details on the A/D converter operating frequency.

(Continued)


MB90920 Series

- Bit setting: ESCR0/1/2/3:SCES=1, ECCR0/1/2/3:SCDE=1

($V_{CC} = 5.0 \text{ V} \pm 10\%$, $V_{SS} = AV_{SS} = 0.0 \text{ V}$, $T_A = -40 \text{ }^\circ\text{C}$ to $+105 \text{ }^\circ\text{C}$)

| Parameter | Symbol | Pin name | Conditions | Value | | Unit |
|-----------------------------|--------------------|-------------------------------|---|------------------------|------|------|
| | | | | Min | Max | |
| Serial clock cycle time | t _{SCYC} | SCK0 to SCK3 | Internal shift clock mode output pin C _L = 80 pF + 1TTL | 5 t _{CP} | — | ns |
| SCK ↓ → SOT delay time | t _{SLOVI} | SCK0 to SCK3, SOT0 to SOT3 | | – 50 | + 50 | ns |
| Valid SIN → SCK ↓ | t _{IVSHI} | SCK0 to SCK3, SIN0 to SIN3 | | t _{CP} + 80 | — | ns |
| SCK ↑ → valid SIN hold time | t _{SHIXI} | | | 0 | — | ns |
| SOT → SCK ↑ delay time | t _{SOVHI} | SCK0 to SCK3, SOT0 to SOT3 | | 3 t _{CP} – 70 | — | ns |

- Notes :
- Depending on the machine clock frequency to be used, the maximum baud rate may be limited by some parameters. These parameters are shown in “MB90920 series hardware manual”.
 - C_L is the load capacitance connected to the pin during testing.
 - t_{CP} is the internal operating clock cycle time. Refer to “(1) Clock timing”.



MB90920 Series

5. A/D Converter

(1) Electrical Characteristics

($V_{CC} = AV_{CC} = AVRH = 4.0\text{ V to }5.5\text{ V}$, $V_{SS} = AV_{SS} = 0.0\text{ V}$, $T_A = -40\text{ }^{\circ}\text{C to }+105\text{ }^{\circ}\text{C}$)

| Parameter | Symbol | Pin name | Value | | | Unit | Remarks |
|----------------------------------|-----------|------------|----------------------------|----------------------------|----------------------------|---------------|---|
| | | | Min | Typ | Max | | |
| Resolution | — | — | — | — | 10 | bit | |
| Total error | — | — | − 3.0 | — | + 3.0 | LSB | |
| Non-linear error | — | — | − 2.5 | — | + 2.5 | LSB | |
| Differential linear error | — | — | − 1.9 | — | + 1.9 | LSB | |
| Zero transition voltage | V_{OT} | AN0 to AN7 | $AV_{SS} - 1.5\text{ LSB}$ | $AV_{SS} + 0.5\text{ LSB}$ | $AV_{SS} + 2.5\text{ LSB}$ | V | 1 LSB = ($AVRH - AV_{SS}$) / 1024 |
| Full scale transition voltage | V_{FST} | AN0 to AN7 | $AVRH - 3.5\text{ LSB}$ | $AVRH - 1.5\text{ LSB}$ | $AVRH + 0.5\text{ LSB}$ | V | |
| Sampling time | t_{SMP} | — | 0.4 | — | 16500 | μs | $4.5\text{ V} \leq AV_{CC} \leq 5.5\text{ V}$ |
| | | | 1.0 | | | | $4.0\text{ V} \leq AV_{CC} \leq 4.5\text{ V}$ |
| Compare time | t_{CMP} | — | 0.66 | — | — | μs | $4.5\text{ V} \leq AV_{CC} \leq 5.5\text{ V}$ |
| | | | 2.2 | | | | $4.0\text{ V} \leq AV_{CC} \leq 4.5\text{ V}$ |
| A/D conversion time | t_{CNV} | — | 1.44 | — | — | μs | *1 |
| Analog port input current | I_{AIN} | AN0 to AN7 | − 0.3 | — | + 10 | μA | |
| Analog input voltage | V_{AIN} | AN0 to AN7 | 0 | — | $AVRH$ | V | |
| Reference voltage | $AV+$ | $AVRH$ | $AV_{SS} + 2.7$ | — | AV_{CC} | V | |
| Power supply current | I_A | AV_{CC} | — | 2.3 | 6.0 | mA | |
| | I_{AH} | | — | — | 5 | μA | *2 |
| Reference voltage supply current | I_R | $AVRH$ | — | 520 | 900 | μA | $V_{AVRH} = 5.0\text{ V}$ |
| | I_{RH} | | — | — | 5 | μA | *2 |
| Inter-channel variation | — | AN0 to AN7 | — | — | 4 | LSB | |


*1 : The time per channel ($4.5\text{ V} \leq AV_{CC} \leq 5.5\text{ V}$, and internal operating frequency = 32 MHz) .

*2 : Defined as supply current (when $V_{CC} = AV_{CC} = AVRH = 5.0\text{ V}$) with A/D converter not operating, and CPU in stop mode.

• Notes on the external impedance and sampling time of analog inputs

A/D converter with sample and hold circuit. If the external impedance is too high to keep sufficient sampling time, the analog voltage charged to the internal sample and hold capacitor is insufficient, adversely affecting A/D conversion precision. Therefore, to satisfy the A/D conversion precision standard, consider the relationship between the external impedance and minimum sampling time and either adjust the register value and operating frequency or decrease the external impedance so that the sampling time is longer than the minimum value. If the sampling time is still not sufficient, connect a capacitor of about 0.1 μF to the analog input pin.

• Analog input equivalent circuit



MB90F922NC/F922NCS/ F923NC/F923NCS/F924NC/F924NCS
MB90922NCS

| | R | C |
|---|-----------------------|--------------|
| $4.5\text{ V} \leq \text{AVcc} \leq 5.5\text{ V}$ | 2.6 k Ω (Max) | 8.5 pF (Max) |
| $4.0\text{ V} \leq \text{AVcc} \leq 4.5\text{ V}$ | 12.1 k Ω (Max) | 8.5 pF (Max) |

MB90V920-101/102


| | | |
|---|----------------------|---------------|
| $4.5\text{ V} \leq \text{AVcc} \leq 5.5\text{ V}$ | 2.0 k Ω (Max) | 14.4 pF (Max) |
| $4.0\text{ V} \leq \text{AVcc} \leq 4.5\text{ V}$ | 8.2 k Ω (Max) | 14.4 pF (Max) |

Note : The values are reference values.


MB90920 Series

- The relationship between the external impedance and minimum sampling time
- At $4.5\text{ V} \leq AV_{CC} \leq 5.5\text{ V}$

(External impedance = 0 k Ω to 100 k Ω)




(External impedance = 0 k Ω to 20 k Ω)




- At $4.0\text{ V} \leq AV_{CC} \leq 4.5\text{ V}$

(External impedance = 0 k Ω to 100 k Ω)



(External impedance = 0 k Ω to 20 k Ω)



- About errors

As $|AV_{RH} - AV_{SS}|$ becomes smaller, the relative errors grow larger.

MEMO

MB90920 Series

FUJITSU SEMICONDUCTOR LIMITED

Nomura Fudosan Shin-yokohama Bldg. 10-23, Shin-yokohama 2-Chome,

Kohoku-ku Yokohama Kanagawa 222-0033, Japan

Tel: +81-45-415-5858

<http://jp.fujitsu.com/fsl/en/>

For further information please contact:

North and South America

FUJITSU SEMICONDUCTOR AMERICA, INC.

1250 E. Arques Avenue, M/S 333

Sunnyvale, CA 94085-5401, U.S.A.

Tel: +1-408-737-5600 Fax: +1-408-737-5999

<http://us.fujitsu.com/micro/>

Europe

FUJITSU SEMICONDUCTOR EUROPE GmbH

Pittlerstrasse 47, 63225 Langen, Germany

Tel: +49-6103-690-0 Fax: +49-6103-690-122

<http://emea.fujitsu.com/semiconductor/>

Korea

FUJITSU SEMICONDUCTOR KOREA LTD.

206 Kosmo Tower Building, 1002 Daechi-Dong,

Gangnam-Gu, Seoul 135-280, Republic of Korea

Tel: +82-2-3484-7100 Fax: +82-2-3484-7111

<http://kr.fujitsu.com/fmk/>

Asia Pacific

FUJITSU SEMICONDUCTOR ASIA PTE. LTD.

151 Lorong Chuan,

#05-08 New Tech Park 556741 Singapore

Tel : +65-6281-0770 Fax : +65-6281-0220

<http://www.fujitsu.com/sg/services/micro/semiconductor/>

FUJITSU SEMICONDUCTOR SHANGHAI CO., LTD.

Rm. 3102, Bund Center, No.222 Yan An Road (E),

Shanghai 200002, China

Tel : +86-21-6146-3688 Fax : +86-21-6335-1605

<http://cn.fujitsu.com/fss/>

FUJITSU SEMICONDUCTOR PACIFIC ASIA LTD.

10/F., World Commerce Centre, 11 Canton Road,

Tsimshatsui, Kowloon, Hong Kong

Tel : +852-2377-0226 Fax : +852-2376-3269

<http://cn.fujitsu.com/fsp/>

Specifications are subject to change without notice. For further information please contact each office.

All Rights Reserved.

The contents of this document are subject to change without notice.

Customers are advised to consult with sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of FUJITSU SEMICONDUCTOR device; FUJITSU SEMICONDUCTOR does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information.

FUJITSU SEMICONDUCTOR assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of FUJITSU SEMICONDUCTOR or any third party or does FUJITSU SEMICONDUCTOR warrant non-infringement of any third-party's intellectual property right or other right by using such information. FUJITSU SEMICONDUCTOR assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that FUJITSU SEMICONDUCTOR will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

Exportation/release of any products described in this document may require necessary procedures in accordance with the regulations of the Foreign Exchange and Foreign Trade Control Law of Japan and/or US export control laws.

The company names and brand names herein are the trademarks or registered trademarks of their respective owners.