



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Obsolete
Core Processor	F ² MC-16LX
Core Size	16-Bit
Speed	32MHz
Connectivity	CANbus, LINbus, UART/USART
Peripherals	LCD, LVD, POR, PWM, WDT
Number of I/O	93
Program Memory Size	256KB (256K x 8)
Program Memory Type	Mask ROM
EEPROM Size	-
RAM Size	10K x 8
Voltage - Supply (Vcc/Vdd)	4V ~ 5.5V
Data Converters	A/D 8x8/10b
Oscillator Type	External
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	120-LQFP
Supplier Device Package	120-LQFP (16x16)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb90922ncspmc-gs-274e1

MB90920 Series

(Continued)

- 16-bit reload timer (4 channels)
 - 16-bit reload timer operation (select toggle output or one-shot output)
 - Selectable event count function
- Real time watch timer (main clock)
 - Operates directly from oscillator clock.
 - Interrupt can be generated by second/minute/hour/date counter overflow.
- PPG timer (6 channels)
 - Output pins (3 channels), external trigger input pin (1 channel)
 - Operation clock frequencies : f_{CP} , $f_{CP}/2^2$, $f_{CP}/2^4$, $f_{CP}/2^6$
- Delay interrupt
 - Generates interrupt for task switching.
 - Interrupts to CPU can be generated/cleared by software setting.
- External interrupts (8 channels)
 - 8-channel independent operation
 - Interrupt source setting available : "L" to "H" edge/ "H" to "L" edge/ "L" level/ "H" level.
- 8/10-bit A/D converter (8 channels)
 - Conversion time : 3 μ s (at $f_{CP} = 32$ MHz)
 - External trigger activation available (P50/INT0/ADTG)
 - Internal timer activation available (16-bit reload timer 1)
- UART(LIN/SCI) (4 channels)
 - Equipped with full duplex double buffer
 - Clock-asynchronous or clock-synchronous serial transfer is available
- CAN interface (4 channels : CAN0 and CAN2, and CAN1 and CAN3 share transmission and reception pins, and interrupt control registers).
 - Conforms to CAN specifications version 2.0 Part A and B.
 - Automatic resend in case of error.
 - Automatic transfer in response to remote frame.
 - 16 prioritized message buffers for data and ID
 - Multiple message support
 - Flexible configuration for receive filter : Full bit compare/full bit mask/two partial bit masks
 - Supports up to 1 Mbps
 - CAN wakeup function (RX connected to INT0 internally)
- LCD controller/driver (32 segment x 4 common)
 - Segment driver and command driver with direct LCD panel (display) drive capability
- Reset on detection of low voltage/program loop
 - Automatic reset when low voltage is detected
 - Program looping detection function
- Stepping motor controller (4 channels)
 - High current output for each channel \times 4
 - Synchronized 8/10-bit PWM for each channel \times 2
- Sound generator (2 channels)
 - 8-bit PWM signal mixed with tone frequency from 8-bit reload counter.
 - PWM frequencies : 125 kHz, 62.5 kHz, 31.2 kHz, 15.6 kHz (at $f_{CP} = 32$ MHz)
 - Tone frequencies : PWM frequency /2/ , divided by (reload frequency +1)
- Input/output ports
 - General-purpose input/output port (CMOS output) 93 ports
- Function for port input level selection
 - Automotive/CMOS-Schmitt
- Flash memory security function
 - Protects the contents of Flash memory (Flash memory product only)

MB90920 Series

Pin no.	Pin name	I/O circuit type*1	Function
104	P13	I	General-purpose I/O port
	PPG5		16-bit PPG ch.5 output pin
109	P14	I	General-purpose I/O port
	TIN2		16-bit reload timer ch.2 TIN input pin
	IN1		Input capture ch.1 trigger input pin
110	P15	I	General-purpose I/O port
	IN0		Input capture ch.0 trigger input pin
111	COM0	P	LCD controller/driver common output pin
112	COM1	P	LCD controller/driver common output pin
113	COM2	P	LCD controller/driver common output pin
114	COM3	P	LCD controller/driver common output pin
115	P22	F	General-purpose I/O port
	SEG00		LCD controller/driver segment output pin
116	P23	F	General-purpose I/O port
	SEG01		LCD controller/driver segment output pin
117	P24	F	General-purpose I/O port
	SEG02		LCD controller/driver segment output pin
118	P25	F	General-purpose I/O port
	SEG03		LCD controller/driver segment output pin
119	P26	F	General-purpose I/O port
	SEG04		LCD controller/driver segment output pin
120	P27	F	General-purpose I/O port
	SEG05		LCD controller/driver segment output pin
1	P30	F	General-purpose I/O port
	SEG06		LCD controller/driver segment output pin
2	P31	F	General-purpose I/O port
	SEG07		LCD controller/driver segment output pin
3	P32	F	General-purpose I/O port
	SEG08		LCD controller/driver segment output pin
4	P33	F	General-purpose I/O port
	SEG09		LCD controller/driver segment output pin
5	P34	F	General-purpose I/O port
	SEG10		LCD controller/driver segment output pin
6	P35	F	General-purpose I/O port
	SEG11		LCD controller/driver segment output pin

(Continued)


MB90920 Series

Pin no.	Pin name	I/O circuit type*1	Function
7	P36	F	General-purpose I/O port
	SEG12		LCD controller/driver segment output pin
8	P37	F	General-purpose I/O port
	SEG13		LCD controller/driver segment output pin
9	P40	F	General-purpose I/O port
	SEG14		LCD controller/driver segment output pin
10	P41	F	General-purpose I/O port
	SEG15		LCD controller/driver segment output pin
11	P42	F	General-purpose I/O port
	SEG16		LCD controller/driver segment output pin
12	P43	F	General-purpose I/O port
	SEG17		LCD controller/driver segment output pin
18	P44	F	General-purpose I/O port
	SEG18		LCD controller/driver segment output pin
19	P45	F	General-purpose I/O port
	SEG19		LCD controller/driver segment output pin
20	P46	F	General-purpose I/O port
	SEG20		LCD controller/driver segment output pin
21	P47	F	General-purpose I/O port
	SEG21		LCD controller/driver segment output pin
37	P50	I	General-purpose I/O port
	INT0		INT0 external interrupt input pin
	ADTG		A/D converter external trigger input pin
58	P51	I	General-purpose I/O port
	INT1		INT1 external interrupt input pin
	RX1		CAN interface 1 RX input pin
	RX3		CAN interface 3 RX input pin
59	P52	I	General-purpose I/O port
	TX1		CAN interface 1 TX output pin
	TX3		CAN interface 3 TX output pin
60	P53	I	General-purpose I/O port
	INT3		INT3 external interrupt input pin

(Continued)

MB90920 Series

■ MEMORY MAP



MB90F922 / MB90922
MB90F923 / MB90F924

Parts No.	ROM (Flash) capacitance	RAM capacitance	Address #1	Address #2	Address #3
MB90F922NC/F922NCS/922NCS	256 Kbytes	10 Kbytes	FC0000 _H	004000 _H	002900 _H
MB90F923NC/F923NCS	384 Kbytes	16 Kbytes	FA0000 _H	004A00 _H	003700 _H
MB90F924NC/F924NCS	512 Kbytes	24 Kbytes	F80000 _H	006A00 _H	003700 _H

* : Evaluation products do not contain internal ROM. Treat this address as the ROM decode area used by the tools.

Note: To select models without the ROM mirror function, refer to the "ROM Mirror Function Selection Module" in Hardware Manual. The image of the ROM data in the FF bank appears at the top of the 00 bank, in order to enable efficient use of small C compiler models. The lower 16-bits of the FF bank addresses are allocated to the same addresses as the lower 16-bits of the 00 bank, making it possible to reference tables in ROM without declaring the "far" modifier with the pointers. For example, when an access is made to the address 00C000_H, the actual address to be accessed is FFC000_H in ROM. Because the size of the FF bank ROM area exceeds 32 Kbytes, it is not possible to view the entire region in the 00 bank image. Therefore because the ROM data from FF8000_H to FFFFFF_H appears in the image from 008000_H to 00FFFF_H, it is recommended that ROM data tables be stored in the area from FF8000_H to FFFFFF_H.

MB90920 Series

Address	Register name	Symbol	Read/write	Resource name	Initial value	
000024H	Compare clear register	CPCLR	R/W	16-bit free-run timer	XXXXXXXXB	
000025H			R/W		XXXXXXXXB	
000026H	Timer data register	TCDT	R/W	16-bit free-run timer	00000000B	
000027H			R/W		00000000B	
000028H	Lower timer control status register	TCCSL	R/W		00000000B	
000029H	Higher timer control status register	TCCSH	R/W		01-00000B	
00002AH	Lower PPG0 control status register	PCNTL0	R/W	16-bit PPG0	00000000B	
00002BH	Higher PPG0 control status register	PCNTH0	R/W		00000001B	
00002CH	Lower PPG1 control status register	PCNTL1	R/W	16-bit PPG1	00000000B	
00002DH	Higher PPG1 control status register	PCNTH1	R/W		00000001B	
00002EH	Lower PPG2 control status register	PCNTL2	R/W	16-bit PPG2	00000000B	
00002FH	Higher PPG2 control status register	PCNTH2	R/W		00000001B	
000030H	External interrupt enable	ENIR	R/W	External interrupt	00000000B	
000031H	External interrupt request	EIRR	R/W		00000000B	
000032H	Lower external interrupt level	ELVRL	R/W		00000000B	
000033H	Higher external interrupt level	ELVRH	R/W		00000000B	
000034H	Serial mode register 0	SMR0	R/W, W	UART (LIN/SCI) 0	00000000B	
000035H	Serial control register 0	SCR0	R/W, W		00000000B	
000036H	Reception/transmission data register 1	RDR0/ TDR0	R/W		00000000B	
000037H	Serial status register 0	SSR0	R/W, R		00001000B	
000038H	Extended communication control register 0	ECCR0	R/W, R		00000XXB	
000039H	Extended status control register 0	ESCR0	R/W		00000100B	
00003AH	Baud rate generator register 00	BGR00	R/W		00000000B	
00003BH	Baud rate generator register 01	BGR01	R/W, R		00000000B	
00003CH to 00003FH	(Disabled)					
000040H to 00004FH	Area reserved for CAN Controller 0. Refer to "CAN CONTROLLERS"					
000050H	Lower timer control status register 0	TMCSR0L	R/W	16-bit reload timer 0	00000000B	
000051H	Higher timer control status register 0	TMCSR0H	R/W		XXX10000B	
000052H	Timer register 0/reload register 0	TMR0/ TMRLR0	R/W		XXXXXXXXB	
000053H					XXXXXXXXB	

(Continued)

MB90920 Series

Address	Register name	Symbol	Read/write	Resource name	Initial value	
000054H	Lower timer control status register 1	TMCSR1L	R/W	16-bit reload timer 1	00000000B	
000055H	Higher timer control status register 1	TMCSR1H	R/W		XXX10000B	
000056H	Timer register 1/reload register 1	TMR1/ TMRLR1	R/W		XXXXXXXXX _B	
000057H					XXXXXXXXX _B	
000058H	LCD output control register 1	LOCR1	R/W	LCDC	11111111B	
000059H	LCD output control register 2	LOCR2	R/W		00000000B	
00005AH	Lower sound control register 0	SGCRL0	R/W	Sound generator 0	00000000B	
00005BH	Higher sound control register 0	SGCRH0	R/W		0XXXX100B	
00005CH	Frequency data register 0	SGFR0	R/W		XXXXXXXXX _B	
00005DH	Amplitude data register 0	SGAR0	R/W		00000000B	
00005EH	Decrement grade register 0	SGDR0	R/W		XXXXXXXXX _B	
00005FH	Tone count register 0	SGTR0	R/W		XXXXXXXXX _B	
000060H	Input capture register 0	IPCP0	R	Input capture 0/1	XXXXXXXXX _B	
000061H					XXXXXXXXX _B	
000062H	Input capture register 1	IPCP1	R		XXXXXXXXX _B	
000063H					XXXXXXXXX _B	
000064H	Input capture register 2	IPCP2	R	Input capture 2/3	XXXXXXXXX _B	
000065H					XXXXXXXXX _B	
000066H	Input capture register 3	IPCP3	R		XXXXXXXXX _B	
000067H					XXXXXXXXX _B	
000068H	Input capture control status 0/1	ICS01	R/W	Input capture 0/1	00000000B	
000069H	Input capture edge register 0/1	ICE01	R/W		XXX0X0XX _B	
00006AH	Input capture control status 2/3	ICS23	R/W	Input capture 2/3	00000000B	
00006BH	Input capture edge register 2/3	ICE23	R/W		XXXXXXXXX _B	
00006CH	Lower LCD control register	LCRL	R/W	LCD controller/ driver	00010000B	
00006DH	Higher LCD control register	LCRH	R/W		00000000B	
00006EH	Low voltage/CPU operation detection reset control register	LVRC	R/W	Low voltage/CPU operation detection reset	00111000B	
00006FH	ROM mirror	ROMM	W	ROM mirror	XXXXXXXXX1B	
000070H to 00007FH	Area reserved for CAN Controller 1. Refer to "CAN CONTROLLERS"					
000080H	PWM control register 0	PWC0	R/W	Stepping motor controller 0	000000X0B	
000081H	(Disabled)					
000082H	PWM control register 1	PWC1	R/W	Stepping motor controller 1	000000X0B	

(Continued)

■ CAN CONTROLLERS

The CAN controller has the following features :

- Conforms to CAN Specification Version 2.0 Part A and B
 - Supports transmission/reception in standard frame and extended frame formats
- Supports transmission of data frames by receiving remote frames
- 16 transmission/reception message buffers
 - 29-bit ID and 8-byte data
 - Multi-level message buffer configuration
- Provides full-bit comparison, full-bit mask, acceptance register 0/acceptance register 1 for each message buffer as ID acceptance mask
 - 2 acceptance mask registers in either standard frame format or extended frame formats
- Bit rate programmable from 10 kbps to 2 Mbps (when input clock is at 16 MHz)

List of Control Registers(1)

Address				Register	Abbreviation	Access	Initial Value
CAN0	CAN1	CAN2	CAN3				
003C00H	003D00H	003E00H	003F00H	Control status register	CSR	R/W, R	00---000B 0---0-1B
003C01H	003D01H	003E01H	003F01H				
003C02H	003D02H	003E02H	003F02H	Last event indicator register	LEIR	R/W	-----B 000-0000B
003C03H	003D03H	003E03H	003F03H				
003C04H	003D04H	003E04H	003F04H	RX/TX error counter	RTEC	R	00000000B 00000000B
003C05H	003D05H	003E05H	003F05H				
003C06H	003D06H	003E06H	003F06H	Bit timing register	BTR	R/W	-1111111B 11111111B
003C07H	003D07H	003E07H	003F07H				

MB90920 Series

List of Control Registers(2)

Address				Register	Abbreviation	Access	Initial Value
CAN0	CAN1	CAN2	CAN3				
000040H	000070H	0039C0H	0039D0H	Message buffer valid register	BVALR	R/W	00000000B 00000000B
000041H	000071H	0039C1H	0039D1H				
000042H	000072H	0039C2H	0039D2H	Transmit request register	TREQR	R/W	00000000B 00000000B
000043H	000073H	0039C3H	0039D3H				
000044H	000074H	0039C4H	0039D4H	Transmit cancel register	TCANR	W	00000000B 00000000B
000045H	000075H	0039C5H	0039D5H				
000046H	000076H	0039C6H	0039D6H	Transmit complete register	TCR	R/W	00000000B 00000000B
000047H	000077H	0039C7H	0039D7H				
000048H	000078H	0039C8H	0039D8H	Receive complete register	RCR	R/W	00000000B 00000000B
000049H	000079H	0039C9H	0039D9H				
00004AH	00007AH	0039CAH	0039DAH	Remote request receive register	RRTRR	R/W	00000000B 00000000B
00004BH	00007BH	0039CBH	0039DBH				
00004CH	00007CH	0039CCH	0039DCH	Receive overrun register	ROVRR	R/W	00000000B 00000000B
00004DH	00007DH	0039CDH	0039DDH				
00004EH	00007EH	0039CEH	0039DEH	Receive interrupt enable register	RIER	R/W	00000000B 00000000B
00004FH	00007FH	0039CFH	0039DFH				
003C08H	003D08H	003E08H	003F08H	IDE register	IDER	R/W	XXXXXXXXX _B
003C09H	003D09H	003E09H	003F09H				XXXXXXXXX _B
003C0AH	003D0AH	003E0AH	003F0AH	Transmit RTR register	TRTRR	R/W	00000000B
003C0BH	003D0BH	003E0BH	003F0BH				00000000B
003C0CH	003D0CH	003E0CH	003F0CH	Remote frame receive wait register	RFWTR	R/W	XXXXXXXXX _B
003C0DH	003D0DH	003E0DH	003F0DH				XXXXXXXXX _B
003C0EH	003D0EH	003E0EH	003F0EH	Transmit interrupt enable register	TIER	R/W	00000000B 00000000B
003C0FH	003D0FH	003E0FH	003F0FH				
003C10H	003D10H	003E10H	003F10H	Acceptance mask select register	AMSR	R/W	XXXXXXXXX _B
003C11H	003D11H	003E11H	003F11H				XXXXXXXXX _B
003C12H	003D12H	003E12H	003F12H				XXXXXXXXX _B
003C13H	003D13H	003E13H	003F13H				XXXXXXXXX _B
003C14H	003D14H	003E14H	003F14H	Acceptance mask register 0	AMR0	R/W	XXXXXXXXX _B
003C15H	003D15H	003E15H	003F15H				XXXXXXXX--- _B
003C16H	003D16H	003E16H	003F16H				XXXXXXXXXXX _B
003C17H	003D17H	003E17H	003F17H				
003C18H	003D18H	003E18H	003F18H	Acceptance mask register 1	AMR1	R/W	XXXXXXXXX _B
003C19H	003D19H	003E19H	003F19H				XXXXXXXXX _B
003C1AH	003D1AH	003E1AH	003F1AH				XXXXXX--- _B
003C1BH	003D1BH	003E1BH	003F1BH				XXXXXXXXX _B

MB90920 Series

List of Message Buffers (ID Registers)

Address				Register	Abbreviation	Access	Initial Value
CAN0	CAN1	CAN2	CAN3				
003A00 _H to 003A1F _H	003B00 _H to 003B1F _H	003700 _H to 00371F _H	003800 _H to 00381F _H	General-purpose RAM	—	R/W	XXXXXXXXX _B to XXXXXXXXX _B
003A20 _H	003B20 _H	003720 _H	003820 _H	ID register 0	IDR0	R/W	XXXXXXXXX _B
003A21 _H	003B21 _H	003721 _H	003821 _H				XXXXXXXXX _B
003A22 _H	003B22 _H	003722 _H	003822 _H				XXXXXX--- _B
003A23 _H	003B23 _H	003723 _H	003823 _H				XXXXXXXXX _B
003A24 _H	003B24 _H	003724 _H	003824 _H	ID register 1	IDR1	R/W	XXXXXXXXX _B
003A25 _H	003B25 _H	003725 _H	003825 _H				XXXXXXXXX _B
003A26 _H	003B26 _H	003726 _H	003826 _H				XXXXXX--- _B
003A27 _H	003B27 _H	003727 _H	003827 _H				XXXXXXXXX _B
003A28 _H	003B28 _H	003728 _H	003828 _H	ID register 2	IDR2	R/W	XXXXXXXXX _B
003A29 _H	003B29 _H	003729 _H	003829 _H				XXXXXXXXX _B
003A2A _H	003B2A _H	00372A _H	00382A _H				XXXXXX--- _B
003A2B _H	003B2B _H	00372B _H	00382B _H				XXXXXXXXX _B
003A2C _H	003B2C _H	00372C _H	00382C _H	ID register 3	IDR3	R/W	XXXXXXXXX _B
003A2D _H	003B2D _H	00372D _H	00382D _H				XXXXXXXXX _B
003A2E _H	003B2E _H	00372E _H	00382E _H				XXXXXX--- _B
003A2F _H	003B2F _H	00372F _H	00382F _H				XXXXXXXXX _B
003A30 _H	003B30 _H	003730 _H	003830 _H	ID register 4	IDR4	R/W	XXXXXXXXX _B
003A31 _H	003B31 _H	003731 _H	003831 _H				XXXXXXXXX _B
003A32 _H	003B32 _H	003732 _H	003832 _H				XXXXXX--- _B
003A33 _H	003B33 _H	003733 _H	003833 _H				XXXXXXXXX _B
003A34 _H	003B34 _H	003734 _H	003834 _H	ID register 5	IDR5	R/W	XXXXXXXXX _B
003A35 _H	003B35 _H	003735 _H	003835 _H				XXXXXXXXX _B
003A36 _H	003B36 _H	003736 _H	003836 _H				XXXXXX--- _B
003A37 _H	003B37 _H	003737 _H	003837 _H				XXXXXXXXX _B
003A38 _H	003B38 _H	003738 _H	003838 _H	ID register 6	IDR6	R/W	XXXXXXXXX _B
003A39 _H	003B39 _H	003739 _H	003839 _H				XXXXXXXXX _B
003A3A _H	003B3A _H	00373A _H	00383A _H				XXXXXX--- _B
003A3B _H	003B3B _H	00373B _H	00383B _H				XXXXXXXXX _B
003A3C _H	003B3C _H	00373C _H	00383C _H	ID register 7	IDR7	R/W	XXXXXXXXX _B
003A3D _H	003B3D _H	00373D _H	00383D _H				XXXXXXXXX _B
003A3E _H	003B3E _H	00373E _H	00383E _H				XXXXXX--- _B
003A3F _H	003B3F _H	00373F _H	00383F _H				XXXXXXXXX _B

(Continued)

MB90920 Series

(Continued)

Address				Register	Abbreviation	Access	Initial Value
CAN0	CAN1	CAN2	CAN3				
003A40 _H	003B40 _H	003740 _H	003840 _H	ID register 8	IDR8	R/W	XXXXXXXXX _B
003A41 _H	003B41 _H	003741 _H	003841 _H				XXXXXXXXX _B
003A42 _H	003B42 _H	003742 _H	003842 _H				XXXXXX---B
003A43 _H	003B43 _H	003743 _H	003843 _H				XXXXXXXXX _B
003A44 _H	003B44 _H	003744 _H	003844 _H	ID register 9	IDR9	R/W	XXXXXXXXX _B
003A45 _H	003B45 _H	003745 _H	003845 _H				XXXXXXXXX _B
003A46 _H	003B46 _H	003746 _H	003846 _H				XXXXXX---B
003A47 _H	003B47 _H	003747 _H	003847 _H				XXXXXXXXX _B
003A48 _H	003B48 _H	003748 _H	003848 _H	ID register 10	IDR10	R/W	XXXXXXXXX _B
003A49 _H	003B49 _H	003749 _H	003849 _H				XXXXXXXXX _B
003A4A _H	003B4A _H	00374A _H	00384A _H				XXXXXX---B
003A4B _H	003B4B _H	00374B _H	00384B _H				XXXXXXXXX _B
003A4C _H	003B4C _H	00374C _H	00384C _H	ID register 11	IDR11	R/W	XXXXXXXXX _B
003A4D _H	003B4D _H	00374D _H	00384D _H				XXXXXXXXX _B
003A4E _H	003B4E _H	00374E _H	00384E _H				XXXXXX---B
003A4F _H	003B4F _H	00374F _H	00384F _H				XXXXXXXXX _B
003A50 _H	003B50 _H	003750 _H	003850 _H	ID register 12	IDR12	R/W	XXXXXXXXX _B
003A51 _H	003B51 _H	003751 _H	003851 _H				XXXXXXXXX _B
003A52 _H	003B52 _H	003752 _H	003852 _H				XXXXXX---B
003A53 _H	003B53 _H	003753 _H	003853 _H				XXXXXXXXX _B
003A54 _H	003B54 _H	003754 _H	003854 _H	ID register 13	IDR13	R/W	XXXXXXXXX _B
003A55 _H	003B55 _H	003755 _H	003855 _H				XXXXXXXXX _B
003A56 _H	003B56 _H	003756 _H	003856 _H				XXXXXX---B
003A57 _H	003B57 _H	003757 _H	003857 _H				XXXXXXXXX _B
003A58 _H	003B58 _H	003758 _H	003858 _H	ID register 14	IDR14	R/W	XXXXXXXXX _B
003A59 _H	003B59 _H	003759 _H	003859 _H				XXXXXXXXX _B
003A5A _H	003B5A _H	00375A _H	00385A _H				XXXXXX---B
003A5B _H	003B5B _H	00375B _H	00385B _H				XXXXXXXXX _B
003A5C _H	003B5C _H	00375C _H	00385C _H	ID register 15	IDR15	R/W	XXXXXXXXX _B
003A5D _H	003B5D _H	00375D _H	00385D _H				XXXXXXXXX _B
003A5E _H	003B5E _H	00375E _H	00385E _H				XXXXXX---B
003A5F _H	003B5F _H	00375F _H	00385F _H				XXXXXXXXX _B

MB90920 Series


(Continued)

*5 : Average output current is defined as the average value of the current flowing through any one of the corresponding pins within a period of 100 ms. The "average value" can be calculated by multiplying the "operating current" by the "operating factor".

*6 : Average total output current is defined as the average value of the current flowing through all of the corresponding pins within a period of 100 ms. The "average value" can be calculated by multiplying the "operating current" by the "operating factor".

- *7 :
- Applicable to pins: P10 to P15, P50 to P57, P60 to P67, P70 to P77, P80 to P87, PC0 to PC7, PD0 to PD6, PE0 to PE2
 - Use within recommended operating conditions.
 - Use at DC voltage (current).
 - The +B signal should always be applied with a limiting resistance placed between the +B signal and the microcontroller.
 - The value of the limiting resistance should be set so that when the +B signal is applied, the input current to the microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods.
 - Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input potential may pass through the protective diode and increase the potential at the V_{CC} pin, and this may affect other devices.
 - Note that if a +B signal is input when the microcontroller power supply is off (not fixed at 0 V), the microcontroller may partially malfunction on power supplied through the +B signal pin.
 - Note that if the +B input is applied during power-on, the power supply voltage may reach a level such that the power-on reset does not function due to the power supplied from the +B signal.
 - Care must be taken not to leave +B input pins open.
 - Note that analog system input/output pins (LCD drive pins, comparator input pins, etc.) cannot accept +B signal inputs.
 - Sample recommended circuit :

- Input/output equivalent circuit



WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

MB90920 Series

3. DC Characteristics

($V_{CC} = 5.0 \text{ V} \pm 10\%$, $V_{SS} = DV_{SS} = AV_{SS} = 0.0 \text{ V}$, $T_A = -40^\circ\text{C}$ to $+105^\circ\text{C}$)

Parameter	Symbol	Pin name	Conditions	Value			Unit	Remarks
				Min	Typ	Max		
“H” level input voltage	V_{IHA}	—	—	0.8 V_{CC}	—	—	V	Pin inputs if Automotive input levels are selected
	V_{IHS}	—	—	0.8 V_{CC}	—	—	V	Pin inputs if CMOS hysteresis input levels are selected
	V_{IHC}	—	—	0.7 V_{CC}	—	—	V	\overline{RST} input pin (CMOS hysteresis)
“L” level input voltage	V_{ILA}	—	—	—	—	0.5 V_{CC}	V	Pin inputs if Automotive input levels are selected
	V_{ILS}	—	—	—	—	0.2 V_{CC}	V	Pin inputs if CMOS hysteresis input levels are selected
	V_{ILR}	—	—	—	—	0.3 V_{CC}	V	\overline{RST} input pin (CMOS hysteresis)
Power supply current*	I_{CC}	V_{CC}	Maximum operating frequency $F_{CP} = 32 \text{ MHz}$, normal operation	—	35	45	mA	
	I_{CCS}		Maximum operating frequency $F_{CP} = 32 \text{ MHz}$, writing Flash memory	—	55	65	mA	
	I_{CTS}		Operating frequency $F_{CP} = 32 \text{ MHz}$, sleep mode	—	13	20	mA	
	I_{CTSPLL}		Operating frequency $F_{CP} = 2 \text{ MHz}$, time-base timer mode	—	0.6	1.0	mA	
	I_{CCL}		Operating frequency $F_{CP} = 32 \text{ MHz}$, PLL timer mode, External frequency = 4 MHz	—	2.5	4	mA	
	I_{CCLS}		Operating frequency $F_{CP} = 8 \text{ kHz}$, $T_A = +25^\circ\text{C}$, sub clock operation	—	120	270	μA	
	I_{CCT}		Operating frequency $F_{CP} = 8 \text{ kHz}$, $T_A = +25^\circ\text{C}$, sub sleep operation	—	100	200	μA	
	I_{CCH}		Operating frequency $F_{CP} = 8 \text{ kHz}$, $T_A = +25^\circ\text{C}$, watch mode	—	90	180	μA	
			$T_A = +25^\circ\text{C}$, stop mode	—	80	170	μA	

(Continued)

MB90920 Series

($V_{CC} = 5.0 \text{ V} \pm 10\%$, $V_{SS} = DV_{SS} = AV_{SS} = 0.0 \text{ V}$, $T_A = -40 \text{ }^\circ\text{C}$ to $+105 \text{ }^\circ\text{C}$)

Parameter	Symbol	Pin name	Conditions	Value			Unit	Remarks
				Min	Typ	Max		
Input leakage current	I_{IL}	All input pins	$V_{CC} = DV_{CC} = AV_{CC} = 5.5 \text{ V}$, $V_{SS} < V_I < V_{CC}$	—	—	10	μA	
Input capacitance 1	C_{IN1}	All pins except VCC, VSS, DVCC, DVSS, AVCC, AVSS, C, P70 to P77, P80 to P87	—	—	—	15	pF	
Input capacitance 2	C_{IN2}	P70 to P77, P80 to P87	—	—	—	45	pF	
Pull-up resistance	R_{UP}	RST	—	25	50	100	$\text{k}\Omega$	
Pull-down resistance	R_{DOWN}	MD2	—	—	—	100	$\text{k}\Omega$	Excluding Flash memory product
General-purpose output "H" voltage	V_{OH1}	All pins except P70 to P77, P80 to P87	$V_{CC} = 4.5 \text{ V}$, $I_{OH} = -4.0 \text{ mA}$	$V_{CC} - 0.5$	—	—	V	
Stepping motor output "H" voltage	V_{OH2}	P70 to P77, P80 to P87	$V_{CC} = 4.5 \text{ V}$, $I_{OH} = -30.0 \text{ mA}$	$V_{CC} - 0.5$	—	—	V	
General-purpose output "L" voltage	V_{OL1}	All pins except P70 to P77, P80 to P87	$V_{CC} = 4.5 \text{ V}$, $I_{OL} = 4.0 \text{ mA}$	—	—	0.4	V	
Stepping motor output "L" voltage	V_{OL2}	P70 to P77, P80 to P87	$V_{CC} = 4.5 \text{ V}$, $I_{OL} = 30.0 \text{ mA}$	—	—	0.55	V	
Stepping motor output phase variation "H"	ΔV_{OH}	PWM1Pn, PWM1Mn, PWM2Pn, PWM2Mn, n = 0 to 3	$V_{CC} = 4.5 \text{ V}$, $I_{OH} = -30.0 \text{ mA}$, maximum deviation V_{OH2}	—	—	90	mV	
Stepping motor output phase variation "L"	ΔV_{OL}	PWM1Pn, PWM1Mn, PWM2Pn, PWM2Mn, n = 0 to 3	$V_{CC} = 4.5 \text{ V}$, $I_{OL} = 30.0 \text{ mA}$, maximum deviation V_{OH2}	—	—	90	mV	
LCD internal divider resistance	R_{LCD}	Between V0 and V1, Between V1 and V2, Between V2 and V3	—	50	100	200	$\text{k}\Omega$	Evaluation product
				8.75	12.5	17.0	$\text{k}\Omega$	Flash memory product

(Continued)

MB90920 Series

(Continued)

($V_{CC} = 5.0 \text{ V} \pm 10\%$, $V_{SS} = DV_{SS} = AV_{SS} = 0.0 \text{ V}$, $T_A = -40 \text{ }^\circ\text{C}$ to $+105 \text{ }^\circ\text{C}$)

Parameter	Symbol	Pin name	Conditions	Value			Unit	Remarks
				Min	Typ	Max		
LCDC leakage current	I_{LCDC}	V_0 to V_3 , COM_m ($m = 0$ to 3), SEG_n , ($n = 00$ to 31)	—	—	—	5.0	μA	
LCD output impedance	R_{Vcom}	COM_n ($n = 0$ to 3)	—	—	—	4.5	$\text{k}\Omega$	
	R_{Vseg}	SEG_n ($n = 00$ to 31)	—	—	—	17	$\text{k}\Omega$	

* : Power supply current values assume an external clock supplied to the X1 pin and X1A pin. Users must be aware that power supply current levels differ depending on whether an external clock or oscillator is used.

(2) Reset input

($V_{CC} = 5.0 \text{ V} \pm 10\%$, $V_{SS} = AV_{SS} = 0.0 \text{ V}$, $T_A = -40^\circ\text{C}$ to $+105^\circ\text{C}$)

Parameter	Symbol	Pin name	Value		Unit	Remarks
			Min	Max		
Reset input time	t_{RSTL}	\overline{RST}	500	—	ns	During normal operation
			Oscillator oscillation time* + 16 t_{CP}	—	ms	In stop mode, sub clock mode, sub sleep mode, and watch mode
			100	—	μs	In time-base timer mode


*: The oscillation time of the oscillator is the time taken to reach 90% of the amplitude. The oscillation time of a crystal oscillator is between several ms and tens of ms. The oscillation time of a ceramic oscillator is between hundreds of μs and several ms. The oscillation time of an external clock is 0 ms.

Note : t_{CP} is the internal operating clock cycle time. (Unit : ns)

- During normal operation



- In stop mode, sub clock mode, sub sleep mode, watch mode, and power-on



MB90920 Series

5. A/D Converter

(1) Electrical Characteristics

($V_{CC} = AV_{CC} = AVRH = 4.0 \text{ V to } 5.5 \text{ V}$, $V_{SS} = AV_{SS} = 0.0 \text{ V}$, $T_A = -40 \text{ }^\circ\text{C to } +105 \text{ }^\circ\text{C}$)

Parameter	Symbol	Pin name	Value			Unit	Remarks
			Min	Typ	Max		
Resolution	—	—	—	—	10	bit	
Total error	—	—	-3.0	—	+3.0	LSB	
Non-linear error	—	—	-2.5	—	+2.5	LSB	
Differential linear error	—	—	-1.9	—	+1.9	LSB	
Zero transition voltage	V_{OT}	AN0 to AN7	$AV_{SS} - 1.5 \text{ LSB}$	$AV_{SS} + 0.5 \text{ LSB}$	$AV_{SS} + 2.5 \text{ LSB}$	V	$1 \text{ LSB} = (AVRH - AV_{SS}) / 1024$
Full scale transition voltage	V_{FST}	AN0 to AN7	$AVRH - 3.5 \text{ LSB}$	$AVRH - 1.5 \text{ LSB}$	$AVRH + 0.5 \text{ LSB}$	V	
Sampling time	t_{SMP}	—	0.4	—	16500	μs	$4.5 \text{ V} \leq AV_{CC} \leq 5.5 \text{ V}$
			1.0				$4.0 \text{ V} \leq AV_{CC} \leq 4.5 \text{ V}$
Compare time	t_{CMP}	—	0.66	—	—	μs	$4.5 \text{ V} \leq AV_{CC} \leq 5.5 \text{ V}$
			2.2				$4.0 \text{ V} \leq AV_{CC} \leq 4.5 \text{ V}$
A/D conversion time	t_{CNV}	—	1.44	—	—	μs	*1
Analog port input current	I_{AIN}	AN0 to AN7	-0.3	—	+10	μA	
Analog input voltage	V_{AIN}	AN0 to AN7	0	—	AVRH	V	
Reference voltage	$AV+$	AVRH	$AV_{SS} + 2.7$	—	AV_{CC}	V	
Power supply current	I_A	AV_{CC}	—	2.3	6.0	mA	
	I_{AH}		—	—	5	μA	*2
Reference voltage supply current	I_R	AVRH	—	520	900	μA	$V_{AVRH} = 5.0 \text{ V}$
	I_{RH}		—	—	5	μA	*2
Inter-channel variation	—	AN0 to AN7	—	—	4	LSB	


*1 : The time per channel ($4.5 \text{ V} \leq AV_{CC} \leq 5.5 \text{ V}$, and internal operating frequency = 32 MHz).

*2 : Defined as supply current (when $V_{CC} = AV_{CC} = AVRH = 5.0 \text{ V}$) with A/D converter not operating, and CPU in stop mode.


MB90920 Series

- The relationship between the external impedance and minimum sampling time
- At $4.5 \text{ V} \leq \text{AVcc} \leq 5.5 \text{ V}$

(External impedance = 0 kΩ to 100 kΩ)




(External impedance = 0 kΩ to 20 kΩ)




- At $4.0 \text{ V} \leq \text{AVcc} \leq 4.5 \text{ V}$

(External impedance = 0 kΩ to 100 kΩ)



(External impedance = 0 kΩ to 20 kΩ)




- About errors

As $|\text{AVRH} - \text{AVss}|$ becomes smaller, the relative errors grow larger.

MB90920 Series

(Continued)



6. Flash Memory Program/Erase Characteristics

Parameter	Conditions	Value			Unit	Remarks
		Min	Typ	Max		
Sector erase time	$T_A = + 25^\circ\text{C}$ $V_{CC} = 5.0 \text{ V}$	—	0.9	3.6	s	Excludes pre-programming before erase
Word (16-bit width) programming time		—	23	370	μs	Excludes system-level overhead
Chip programming time	$T_A = + 25^\circ\text{C}$, $V_{CC} = 5.0 \text{ V}$	—	3.4	55	s	
Erase/program cycle	—	10000	—	—	cycle	
Flash memory data retention time	Average $T_A = + 85^\circ\text{C}$	20	—	—	year	*

* : This value is calculated from the results of evaluating the reliability of the technology (using Arrhenius equation to translate high temperature measurements into normalized value at $+ 85^\circ\text{C}$) .

MEMO