



Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.


#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Obsolete
Core Processor	F <sup>2</sup> MC-16LX
Core Size	16-Bit
Speed	32MHz
Connectivity	CANbus, LINbus, UART/USART
Peripherals	LCD, LVD, POR, PWM, WDT
Number of I/O	93
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	10K x 8
Voltage - Supply (Vcc/Vdd)	4V ~ 5.5V
Data Converters	A/D 8x8/10b
Oscillator Type	External
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	120-LQFP
Supplier Device Package	120-LQFP (16x16)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/infineon-technologies/mb90f922ncspmc-ge1">https://www.e-xfl.com/product-detail/infineon-technologies/mb90f922ncspmc-ge1</a>

# MB90920 Series

## ■ PIN ASSIGNMENT



# MB90920 Series

Pin no.	Pin name	I/O circuit type*1	Function
104	P13	I	General-purpose I/O port
	PPG5		16-bit PPG ch.5 output pin
109	P14	I	General-purpose I/O port
	TIN2		16-bit reload timer ch.2 TIN input pin
	IN1		Input capture ch.1 trigger input pin
110	P15	I	General-purpose I/O port
	IN0		Input capture ch.0 trigger input pin
111	COM0	P	LCD controller/driver common output pin
112	COM1	P	LCD controller/driver common output pin
113	COM2	P	LCD controller/driver common output pin
114	COM3	P	LCD controller/driver common output pin
115	P22	F	General-purpose I/O port
	SEG00		LCD controller/driver segment output pin
116	P23	F	General-purpose I/O port
	SEG01		LCD controller/driver segment output pin
117	P24	F	General-purpose I/O port
	SEG02		LCD controller/driver segment output pin
118	P25	F	General-purpose I/O port
	SEG03		LCD controller/driver segment output pin
119	P26	F	General-purpose I/O port
	SEG04		LCD controller/driver segment output pin
120	P27	F	General-purpose I/O port
	SEG05		LCD controller/driver segment output pin
1	P30	F	General-purpose I/O port
	SEG06		LCD controller/driver segment output pin
2	P31	F	General-purpose I/O port
	SEG07		LCD controller/driver segment output pin
3	P32	F	General-purpose I/O port
	SEG08		LCD controller/driver segment output pin
4	P33	F	General-purpose I/O port
	SEG09		LCD controller/driver segment output pin
5	P34	F	General-purpose I/O port
	SEG10		LCD controller/driver segment output pin
6	P35	F	General-purpose I/O port
	SEG11		LCD controller/driver segment output pin

(Continued)

# MB90920 Series

## ■ I/O CIRCUIT TYPE

Type	Circuit	Remarks
A	<p>Standby control signal</p>	Oscillation circuit High-speed oscillation feedback resistance : approx. 1 MΩ (Flash memory product/MASK ROM product/Evaluation product)
B	<p>Standby control signal</p>	Oscillation circuit Low-speed oscillation feedback resistance : approx. 10 MΩ
C	<p>Pull-up resistor</p> <p>CMOS hysteresis input</p>	Input-only pin (with pull-up resistance) <ul style="list-style-type: none"> <li>Attached pull-up resistor : approx. 50 kΩ</li> <li>CMOS hysteresis input (<math>V_{IH}/V_{IL} = 0.8 V_{CC}/0.2 V_{CC}</math>)</li> </ul>
D	<p>CMOS hysteresis input</p>	Input-only pin <ul style="list-style-type: none"> <li>CMOS hysteresis input (<math>V_{IH}/V_{IL} = 0.8 V_{CC}/0.2 V_{CC}</math>)</li> </ul> <p>Note: The MD2 pin of the Flash memory products uses this circuit type.</p>

(Continued)

## ■ HANDLING DEVICES

- Strictly observe maximum rated voltages (preventing latch-up)

In CMOS IC devices, a condition known as latch-up may occur if voltages higher than  $V_{CC}$  or lower than  $V_{SS}$  are applied to input or output pins other than medium or high withstand voltage pins, or if the voltage applied between  $V_{CC}$  and  $V_{SS}$  pins exceeds the rated voltage level. If a latch-up occurs, the power supply current may increase dramatically and may destroy semiconductor elements. When using semiconductor devices, always take sufficient care to avoid exceeding maximum ratings.

When the analog system power supply is switched on or off, be careful not to apply the analog power supply ( $AV_{CC}$ ,  $AV_{RH}$ ), the analog input voltages and the power supply voltage for the high current output buffer pins ( $DV_{CC}$ ) in excess of the digital power supply voltage ( $V_{CC}$ ).

Once the digital power supply voltage ( $V_{CC}$ ) has been disconnected, the analog power supply ( $AV_{CC}$ ,  $AV_{RH}$ ) and the power supply voltage for the high current output buffer pins ( $DV_{CC}$ ) may be turned on in any sequence.

- Supply voltage stabilization

Rapid fluctuations in the power supply voltage can cause malfunctions even if the  $V_{CC}$  power supply voltage remains within the warranted operating range. It is recommended that the power supply be stabilized such that ripple fluctuations (P-P value) at commercial frequencies (50 Hz/60 Hz) be limited to within 10% of the standard  $V_{CC}$  value, and that transient fluctuations due to power supply switching, etc. be limited to a rate of 0.1 V/ms or less.

- Precautions when turning the power on

In order to prevent the built-in step-down circuits from malfunctioning, the time taken for the voltage to rise (0.2 V to 2.7 V) during power-on should be less than 50  $\mu$ s.

- Handling unused pins

If unused input pins are left open, they may cause malfunctions or latch-up which may lead to permanent damage to the semiconductor. Unused input pins should therefore be pulled up or pulled down through a resistor of at least 2 k $\Omega$ .


Unused input/output pins may be set to the output state and left open, or set to the input state and connected to a pull-up or pull-down resistance of 2 k $\Omega$  or more.

- Handling A/D converter power supply pins

Even if the A/D converter is not used, the power supply pins should be connected such as  $AV_{CC} = V_{CC}$ , and  $AV_{SS} = AV_{RH} = V_{SS}$ .


- Notes on using an external clock

Even when an external clock is used, an oscillation stabilization wait time is required following power-on reset or release from sub clock mode or stop mode. Furthermore, only the X0A pin should be driven when an external clock is used, with the X1A pin open as shown in the following diagram. Do not use high-speed oscillation pins (X0 and X1) for external clock input.



Sample external clock connection

## ■ BLOCK DIAGRAM



## ■ I/O MAP

Address	Register name	Symbol	Read/write	Resource name	Initial value
000000H	Port 0 data register	PDR0	R/W	Port 0	XXXXXXXXB
000001H	Port 1 data register	PDR1	R/W	Port 1	XXXXXXXXB
000002H	Port 2 data register	PDR2	R/W	Port 2	XXXXXXXXB
000003H	Port 3 data register	PDR3	R/W	Port 3	XXXXXXXXB
000004H	Port 4 data register	PDR4	R/W	Port 4	XXXXXXXXB
000005H	Port 5 data register	PDR5	R/W	Port 5	XXXXXXXXB
000006H	Port 6 data register	PDR6	R/W	Port 6	XXXXXXXXB
000007H	Port 7 data register	PDR7	R/W	Port 7	XXXXXXXXB
000008H	Port 8 data register	PDR8	R/W	Port 8	XXXXXXXXB
000009H	Port 9 data register	PDR9	R/W	Port 9	XXXXXXXXB
00000AH, 00000BH			(Disabled)		
00000CH	Port C data register	PDRC	R/W	Port C	XXXXXXXXB
00000DH	Port D data register	PDRD	R/W	Port D	XXXXXXXXB
00000EH	Port E data register	PDRE	R/W	Port E	XXXXXXXXB
00000FH			(Disabled)		
000010H	Port 0 direction register	DDR0	R/W	Port 0	00000000B
000011H	Port 1 direction register	DDR1	R/W	Port 1	XX000000B
000012H	Port 2 direction register	DDR2	R/W	Port 2	000000XXB
000013H	Port 3 direction register	DDR3	R/W	Port 3	00000000B
000014H	Port 4 direction register	DDR4	R/W	Port 4	00000000B
000015H	Port 5 direction register	DDR5	R/W	Port 5	00000000B
000016H	Port 6 direction register	DDR6	R/W	Port 6	00000000B
000017H	Port 7 direction register	DDR7	R/W	Port 7	00000000B
000018H	Port 8 direction register	DDR8	R/W	Port 8	00000000B
000019H	Port 9 direction register	DDR9	R/W	Port 9	X0000000B
00001AH	Analog input enable	ADER6	R/W	Port 6, A/D	11111111B
00001BH			(Disabled)		
00001CH	Port C direction register	DDRC	R/W	Port C	00000000B
00001DH	Port D direction register	DDRD	R/W	Port D	X0000000B
00001EH	Port E direction register	DDRE	R/W	Port E	XXXXXX00B
00001FH			(Disabled)		
000020H	Lower A/D control status register	ADCS0	R/W	A/D converter	000XXXX0B
000021H	Higher A/D control status register	ADCS1	R/W		0000000X <sub>B</sub>
000022H	Lower A/D control status register	ADCR0	R		00000000B
000023H	Higher A/D data register	ADCR1	R		XXXXXX00B

(Continued)

# MB90920 Series

Address	Register name	Symbol	Read/write	Resource name	Initial value
000083 <sub>H</sub>	(Disabled)				
000084 <sub>H</sub>	PWM control register 2	PWC2	R/W	Stepping motor controller 2	000000X0 <sub>B</sub>
000085 <sub>H</sub>	(Disabled)				
000086 <sub>H</sub>	PWM control register 3	PWC3	R/W	Stepping motor controller 3	000000X0 <sub>B</sub>
000087 <sub>H</sub>	(Disabled)				
000088 <sub>H</sub>	LCD output control register 3	LOCR3	R/W	LCDC	XXXXX111 <sub>B</sub>
000089 <sub>H</sub>	(Disabled)				
00008A <sub>H</sub>	A/D setting register 0	ADSR0	R/W	A/D converter	00000000 <sub>B</sub>
00008B <sub>H</sub>	A/D setting register 1	ADSR1	R/W		00000000 <sub>B</sub>
00008C <sub>H</sub>	Port input level select 0	PIL0	R/W	Port input level select	00000000 <sub>B</sub>
00008D <sub>H</sub>	Port input level select 1	PIL1	R/W		XXXX0000 <sub>B</sub>
00008E <sub>H</sub>	Port input level select 2	PIL2	R/W		XXXX0000 <sub>B</sub>
00008F <sub>H</sub> to 00009D <sub>H</sub>	(Disabled)				
00009E <sub>H</sub>	Program address detection control register	PACSR	R/W	Address match detection	XXXX0X0X <sub>B</sub>
00009F <sub>H</sub>	Delayed Interrupt/Release Register	DIRR	R/W	Delay interrupt	XXXXXXXX0 <sub>B</sub>
0000A0 <sub>H</sub>	Power saving mode control register	LPMCR	R/W	Power saving control circuit	00011000 <sub>B</sub>
0000A1 <sub>H</sub>	Clock select register	CKSCR	R/W, R		11111100 <sub>B</sub>
0000A2 <sub>H</sub> to 0000A7 <sub>H</sub>	(Disabled)				
0000A8 <sub>H</sub>	Watchdog timer control register	WDTC	R, W	Watchdog timer	XXXXX111 <sub>B</sub>
0000A9 <sub>H</sub>	Time-base timer control register	TBTC	R/W, W	Time-base timer	1XX00100 <sub>B</sub>
0000AA <sub>H</sub>	Watch timer control register	WTC	R/W, W, R	Watch timer (sub clock)	10001000 <sub>B</sub>
0000AB <sub>H</sub> to 0000AD <sub>H</sub>	(Disabled)				
0000AE <sub>H</sub>	Flash memory control status register	FMCS	R/W	Flash interface	000X0000 <sub>B</sub>
0000AF <sub>H</sub>	(Disabled)				

(Continued)

# MB90920 Series

Address	Register name	Symbol	Read/write	Resource name	Initial value
0000D4H	Lower timer control status register 2	TMCSR2L	R/W	16-bit reload timer 2	00000000 <sub>B</sub>
0000D5H	Higher timer control status register 2	TMCSR2H	R/W		XXX10000 <sub>B</sub>
0000D6H	Lower timer control status register 3	TMCSR3L	R/W	16-bit reload timer 3	00000000 <sub>B</sub>
0000D7H	Higher timer control status register 3	TMCSR3H	R/W		XXX10000 <sub>B</sub>
0000D8H	Lower sound control register 1	SGCRL1	R/W	Sound generator 1	00000000 <sub>B</sub>
0000D9H	Higher sound control register 1	SGCRH1	R/W		0XXXX100 <sub>B</sub>
0000DAH	Lower PPG3 control status register	PCNTL3	R/W	16-bit PPG3	00000000 <sub>B</sub>
0000DBH	Higher PPG3 control status register	PCNTH3	R/W		00000001 <sub>B</sub>
0000DCH	Lower PPG4 control status register	PCNTL4	R/W	16-bit PPG4	00000000 <sub>B</sub>
0000DDH	Higher PPG4 control status register	PCNTH4	R/W		00000001 <sub>B</sub>
0000DEH	Lower PPG5 control status register	PCNTL5	R/W	16-bit PPG5	00000000 <sub>B</sub>
0000DFH	Higher PPG5 control status register	PCNTH5	R/W		00000001 <sub>B</sub>
0000E0H	Serial mode register 2	SMR2	R/W, W	UART (LIN/SCI) 2	00000000 <sub>B</sub>
0000E1H	Serial control register 2	SCR2	R/W, W		00000000 <sub>B</sub>
0000E2H	Reception/transmission data register 2	RDR2/ TDR2	R/W		00000000 <sub>B</sub>
0000E3H	Serial status register 2	SSR2	R/W, R		00001000 <sub>B</sub>
0000E4H	Extended communication control register 2	ECCR2	R/W, R		000000XX <sub>B</sub>
0000E5H	Extended status control register 2	ESCR2	R/W		00000100 <sub>B</sub>
0000E6H	Baud rate generator register 20	BGR20	R/W		00000000 <sub>B</sub>
0000E7H	Baud rate generator register 21	BGR21	R/W, R		00000000 <sub>B</sub>
0000E8H	Serial mode register 3	SMR3	R/W, W	UART (LIN/SCI) 3	00000000 <sub>B</sub>
0000E9H	Serial control register 3	SCR3	R/W, W		00000000 <sub>B</sub>
0000EAH	Reception/transmission data register 3	RDR3/ TDR3	R/W		00000000 <sub>B</sub>
0000EBH	Serial status register 3	SSR3	R/W, R		00001000 <sub>B</sub>
0000ECH	Extended communication control register 3	ECCR3	R/W, R		000000XX <sub>B</sub>
0000EDH	Extended status control register 3	ESCR3	R/W		00000100 <sub>B</sub>
0000EEH	Baud rate generator register 30	BGR30	R/W		00000000 <sub>B</sub>
0000EFH	Baud rate generator register 31	BGR31	R/W, R		00000000 <sub>B</sub>
001FF0H	Program address detection register 0	PADR0	R/W	Address match detection	XXXXXXXXXX <sub>B</sub>
001FF1H	Program address detection register 1	PADR0	R/W		XXXXXXXXXX <sub>B</sub>
001FF2H	Program address detection register 2	PADR0	R/W		XXXXXXXXXX <sub>B</sub>
001FF3H	Program address detection register 3	PADR1	R/W		XXXXXXXXXX <sub>B</sub>
001FF4H	Program address detection register 4	PADR1	R/W		XXXXXXXXXX <sub>B</sub>
001FF5H	Program address detection register 5	PADR1	R/W		XXXXXXXXXX <sub>B</sub>

(Continued)

## ■ CAN CONTROLLERS

The CAN controller has the following features :

- Conforms to CAN Specification Version 2.0 Part A and B
  - Supports transmission/reception in standard frame and extended frame formats
- Supports transmission of data frames by receiving remote frames
- 16 transmission/reception message buffers
  - 29-bit ID and 8-byte data
  - Multi-level message buffer configuration
- Provides full-bit comparison, full-bit mask, acceptance register 0/acceptance register 1 for each message buffer as ID acceptance mask
  - 2 acceptance mask registers in either standard frame format or extended frame formats
- Bit rate programmable from 10 kbps to 2 Mbps (when input clock is at 16 MHz)

**List of Control Registers(1)**

Address				Register	Abbreviation	Access	Initial Value
CAN0	CAN1	CAN2	CAN3				
003C00 <sub>H</sub>	003D00 <sub>H</sub>	003E00 <sub>H</sub>	003F00 <sub>H</sub>	Control status register	CSR	R/W, R	00---000 <sub>B</sub> 0---0-1 <sub>B</sub>
003C01 <sub>H</sub>	003D01 <sub>H</sub>	003E01 <sub>H</sub>	003F01 <sub>H</sub>				
003C02 <sub>H</sub>	003D02 <sub>H</sub>	003E02 <sub>H</sub>	003F02 <sub>H</sub>	Last event indicator register	LEIR	R/W	-----B 000-0000 <sub>B</sub>
003C03 <sub>H</sub>	003D03 <sub>H</sub>	003E03 <sub>H</sub>	003F03 <sub>H</sub>				
003C04 <sub>H</sub>	003D04 <sub>H</sub>	003E04 <sub>H</sub>	003F04 <sub>H</sub>	RX/TX error counter	RTEC	R	00000000 <sub>B</sub> 00000000 <sub>B</sub>
003C05 <sub>H</sub>	003D05 <sub>H</sub>	003E05 <sub>H</sub>	003F05 <sub>H</sub>				
003C06 <sub>H</sub>	003D06 <sub>H</sub>	003E06 <sub>H</sub>	003F06 <sub>H</sub>	Bit timing register	BTR	R/W	-1111111 <sub>B</sub> 11111111 <sub>B</sub>
003C07 <sub>H</sub>	003D07 <sub>H</sub>	003E07 <sub>H</sub>	003F07 <sub>H</sub>				

# MB90920 Series

List of Message Buffers (ID Registers)

Address				Register	Abbreviation	Access	Initial Value
CAN0	CAN1	CAN2	CAN3				
003A00 <sub>H</sub> to 003A1F <sub>H</sub>	003B00 <sub>H</sub> to 003B1F <sub>H</sub>	003700 <sub>H</sub> to 00371F <sub>H</sub>	003800 <sub>H</sub> to 00381F <sub>H</sub>	General-purpose RAM	—	R/W	XXXXXXXXX <sub>B</sub> to XXXXXXXXX <sub>B</sub>
003A20 <sub>H</sub>	003B20 <sub>H</sub>	003720 <sub>H</sub>	003820 <sub>H</sub>	ID register 0	IDR0	R/W	XXXXXXXXX <sub>B</sub>
003A21 <sub>H</sub>	003B21 <sub>H</sub>	003721 <sub>H</sub>	003821 <sub>H</sub>				XXXXXXXXX <sub>B</sub>
003A22 <sub>H</sub>	003B22 <sub>H</sub>	003722 <sub>H</sub>	003822 <sub>H</sub>				XXXXXX--- <sub>B</sub>
003A23 <sub>H</sub>	003B23 <sub>H</sub>	003723 <sub>H</sub>	003823 <sub>H</sub>				XXXXXXXXX <sub>B</sub>
003A24 <sub>H</sub>	003B24 <sub>H</sub>	003724 <sub>H</sub>	003824 <sub>H</sub>	ID register 1	IDR1	R/W	XXXXXXXXX <sub>B</sub>
003A25 <sub>H</sub>	003B25 <sub>H</sub>	003725 <sub>H</sub>	003825 <sub>H</sub>				XXXXXXXXX <sub>B</sub>
003A26 <sub>H</sub>	003B26 <sub>H</sub>	003726 <sub>H</sub>	003826 <sub>H</sub>				XXXXXX--- <sub>B</sub>
003A27 <sub>H</sub>	003B27 <sub>H</sub>	003727 <sub>H</sub>	003827 <sub>H</sub>				XXXXXXXXX <sub>B</sub>
003A28 <sub>H</sub>	003B28 <sub>H</sub>	003728 <sub>H</sub>	003828 <sub>H</sub>	ID register 2	IDR2	R/W	XXXXXXXXX <sub>B</sub>
003A29 <sub>H</sub>	003B29 <sub>H</sub>	003729 <sub>H</sub>	003829 <sub>H</sub>				XXXXXXXXX <sub>B</sub>
003A2A <sub>H</sub>	003B2A <sub>H</sub>	00372A <sub>H</sub>	00382A <sub>H</sub>				XXXXXX--- <sub>B</sub>
003A2B <sub>H</sub>	003B2B <sub>H</sub>	00372B <sub>H</sub>	00382B <sub>H</sub>				XXXXXXXXX <sub>B</sub>
003A2C <sub>H</sub>	003B2C <sub>H</sub>	00372C <sub>H</sub>	00382C <sub>H</sub>	ID register 3	IDR3	R/W	XXXXXXXXX <sub>B</sub>
003A2D <sub>H</sub>	003B2D <sub>H</sub>	00372D <sub>H</sub>	00382D <sub>H</sub>				XXXXXXXXX <sub>B</sub>
003A2E <sub>H</sub>	003B2E <sub>H</sub>	00372E <sub>H</sub>	00382E <sub>H</sub>				XXXXXX--- <sub>B</sub>
003A2F <sub>H</sub>	003B2F <sub>H</sub>	00372F <sub>H</sub>	00382F <sub>H</sub>				XXXXXXXXX <sub>B</sub>
003A30 <sub>H</sub>	003B30 <sub>H</sub>	003730 <sub>H</sub>	003830 <sub>H</sub>	ID register 4	IDR4	R/W	XXXXXXXXX <sub>B</sub>
003A31 <sub>H</sub>	003B31 <sub>H</sub>	003731 <sub>H</sub>	003831 <sub>H</sub>				XXXXXXXXX <sub>B</sub>
003A32 <sub>H</sub>	003B32 <sub>H</sub>	003732 <sub>H</sub>	003832 <sub>H</sub>				XXXXXX--- <sub>B</sub>
003A33 <sub>H</sub>	003B33 <sub>H</sub>	003733 <sub>H</sub>	003833 <sub>H</sub>				XXXXXXXXX <sub>B</sub>
003A34 <sub>H</sub>	003B34 <sub>H</sub>	003734 <sub>H</sub>	003834 <sub>H</sub>	ID register 5	IDR5	R/W	XXXXXXXXX <sub>B</sub>
003A35 <sub>H</sub>	003B35 <sub>H</sub>	003735 <sub>H</sub>	003835 <sub>H</sub>				XXXXXXXXX <sub>B</sub>
003A36 <sub>H</sub>	003B36 <sub>H</sub>	003736 <sub>H</sub>	003836 <sub>H</sub>				XXXXXX--- <sub>B</sub>
003A37 <sub>H</sub>	003B37 <sub>H</sub>	003737 <sub>H</sub>	003837 <sub>H</sub>				XXXXXXXXX <sub>B</sub>
003A38 <sub>H</sub>	003B38 <sub>H</sub>	003738 <sub>H</sub>	003838 <sub>H</sub>	ID register 6	IDR6	R/W	XXXXXXXXX <sub>B</sub>
003A39 <sub>H</sub>	003B39 <sub>H</sub>	003739 <sub>H</sub>	003839 <sub>H</sub>				XXXXXXXXX <sub>B</sub>
003A3A <sub>H</sub>	003B3A <sub>H</sub>	00373A <sub>H</sub>	00383A <sub>H</sub>				XXXXXX--- <sub>B</sub>
003A3B <sub>H</sub>	003B3B <sub>H</sub>	00373B <sub>H</sub>	00383B <sub>H</sub>				XXXXXXXXX <sub>B</sub>
003A3C <sub>H</sub>	003B3C <sub>H</sub>	00373C <sub>H</sub>	00383C <sub>H</sub>	ID register 7	IDR7	R/W	XXXXXXXXX <sub>B</sub>
003A3D <sub>H</sub>	003B3D <sub>H</sub>	00373D <sub>H</sub>	00383D <sub>H</sub>				XXXXXXXXX <sub>B</sub>
003A3E <sub>H</sub>	003B3E <sub>H</sub>	00373E <sub>H</sub>	00383E <sub>H</sub>				XXXXXX--- <sub>B</sub>
003A3F <sub>H</sub>	003B3F <sub>H</sub>	00373F <sub>H</sub>	00383F <sub>H</sub>				XXXXXXXXX <sub>B</sub>

(Continued)

# MB90920 Series


(Continued)

\*5 : Average output current is defined as the average value of the current flowing through any one of the corresponding pins within a period of 100 ms. The "average value" can be calculated by multiplying the "operating current" by the "operating factor".

\*6 : Average total output current is defined as the average value of the current flowing through all of the corresponding pins within a period of 100 ms. The "average value" can be calculated by multiplying the "operating current" by the "operating factor".

- \*7 :
- Applicable to pins: P10 to P15, P50 to P57, P60 to P67, P70 to P77, P80 to P87, PC0 to PC7, PD0 to PD6, PE0 to PE2
  - Use within recommended operating conditions.
  - Use at DC voltage (current).
  - The +B signal should always be applied with a limiting resistance placed between the +B signal and the microcontroller.
  - The value of the limiting resistance should be set so that when the +B signal is applied, the input current to the microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods.
  - Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input potential may pass through the protective diode and increase the potential at the V<sub>CC</sub> pin, and this may affect other devices.
  - Note that if a +B signal is input when the microcontroller power supply is off (not fixed at 0 V), the microcontroller may partially malfunction on power supplied through the +B signal pin.
  - Note that if the +B input is applied during power-on, the power supply voltage may reach a level such that the power-on reset does not function due to the power supplied from the +B signal.
  - Care must be taken not to leave +B input pins open.
  - Note that analog system input/output pins (LCD drive pins, comparator input pins, etc.) cannot accept +B signal inputs.
  - Sample recommended circuit :

- Input/output equivalent circuit



**WARNING:** Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.


## 2. Recommended Operating Conditions

(V<sub>SS</sub> = DV<sub>SS</sub> = AV<sub>SS</sub> = 0.0 V)

Parameter	Symbol	Value		Unit	Remarks
		Min	Max		
Power supply voltage	V <sub>CC</sub>	4.0	5.5	V	The low voltage detection reset operates when the power supply voltage reaches 4.2 V ± 0.2 V.
	AV <sub>CC</sub> DV <sub>CC</sub>	4.4	5.5	V	Maintain stop operation status The low voltage detection reset operates when the power supply voltage reaches 4.2 V ± 0.2 V.
Smoothing capacitor*	C <sub>S</sub>	0.1	1.0	μF	Use a ceramic capacitor or other capacitor of equivalent frequency characteristics. Use a capacitor with a capacitance greater than this capacitor as the bypass capacitor for the V <sub>CC</sub> pin.
Operating temperature	T <sub>A</sub>	- 40	+ 105	°C	

\* : Refer to the following diagram for details on the connection of the smoothing capacitor C<sub>S</sub>.

- C pin connection diagram



**WARNING:** The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.


No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.

• Bit setting: ESCR0/1/2/3:SCES=0, ECCR0/1/2/3:SCDE=1

( $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0.0 \text{ V}$ ,  $T_A = -40 \text{ }^{\circ}\text{C}$  to  $+105 \text{ }^{\circ}\text{C}$ )

Parameter	Symbol	Pin name	Conditions	Value		Unit
				Min	Max	
Serial clock cycle time	t <sub>SCYC</sub>	SCK0 to SCK3	Internal shift clock mode output pin $C_L = 80 \text{ pF} + 1 \text{ TTL}$	5 t <sub>CP</sub>	—	ns
SCK $\uparrow$ $\rightarrow$ SOT delay time	t <sub>SHOVI</sub>	SCK0 to SCK3, SOT0 to SOT3		- 50	+ 50	ns
Valid SIN $\rightarrow$ SCK $\downarrow$	t <sub>IVSLI</sub>	SCK0 to SCK3, SIN0 to SIN3		t <sub>CP</sub> + 80	—	ns
SCK $\downarrow$ $\rightarrow$ valid SIN hold time	t <sub>SLIXI</sub>	SCK0 to SCK3, SIN0 to SIN3		0	—	ns
SOT $\rightarrow$ SCK $\downarrow$ delay time	t <sub>SOVLI</sub>	SCK0 to SCK3, SOT0 to SOT3		3 t <sub>CP</sub> - 70	—	ns

Notes : • Depending on the machine clock frequency to be used, the maximum baud rate may be limited by some parameters. These parameters are shown in "MB90920 series hardware manual".  
 •  $C_L$  is the load capacitance connected to the pin during testing.  
 •  $t_{CP}$  is the internal operating clock cycle time. Refer to "(1) Clock timing".




# MB90920 Series

- Bit setting: ESCR0/1/2/3:SCES=1, ECCR0/1/2/3:SCDE=1

( $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0.0 \text{ V}$ ,  $T_A = -40 \text{ }^{\circ}\text{C}$  to  $+105 \text{ }^{\circ}\text{C}$ )

Parameter	Symbol	Pin name	Conditions	Value		Unit
				Min	Max	
Serial clock cycle time	t <sub>SCYC</sub>	SCK0 to SCK3	Internal shift clock mode output pin $C_L = 80 \text{ pF} + 1 \text{ TTL}$	5 t <sub>CP</sub>	—	ns
SCK ↓ → SOT delay time	t <sub>SLOVI</sub>	SCK0 to SCK3, SOT0 to SOT3		– 50	+ 50	ns
Valid SIN → SCK ↓	t <sub>IVSHI</sub>	SCK0 to SCK3, SIN0 to SIN3		t <sub>CP</sub> + 80	—	ns
SCK ↑ → valid SIN hold time	t <sub>SHIXI</sub>	SIN0 to SIN3		0	—	ns
SOT → SCK ↑ delay time	t <sub>SOVHI</sub>	SCK0 to SCK3, SOT0 to SOT3		3 t <sub>CP</sub> – 70	—	ns


Notes : • Depending on the machine clock frequency to be used, the maximum baud rate may be limited by some parameters. These parameters are shown in "MB90920 series hardware manual".  
•  $C_L$  is the load capacitance connected to the pin during testing.  
• t<sub>CP</sub> is the internal operating clock cycle time. Refer to "(1) Clock timing".



## (7) Low voltage detection

( $V_{SS} = AV_{SS} = 0.0$  V,  $T_A = -40$  °C to +105 °C)

Parameter	Symbol	Pin name	Conditions	Value			Unit	Remarks
				Min	Typ	Max		
Detection voltage	$V_{DL}$	VCC	—	4.0	4.2	4.4	V	Flash memory product, during voltage drop
				3.7	4.0	4.3	V	Evaluation product, during voltage drop
Hysteresis width	$V_{HYS}$	VCC	—	190	—	—	mV	Flash memory product, during voltage rise
				0.1	—	—	V	Evaluation product, during voltage rise
Power supply voltage change rate	$dV/dt$	VCC	—	-0.1	—	+0.1	V/μs	Flash memory product, $dV/dt$ at low voltage reset
				-0.004	—	+0.004	V/μs	Flash memory product, $dV/dt$ at standard value of low voltage detection/release voltage
				-0.1	—	+0.02	V/μs	Evaluation product
Detection delay time	$t_d$	—	—	—	—	3.2	μs	Flash memory product, when $dV/dt \leq 0.004$ V/μs
				—	—	35	μs	Evaluation product



# MB90920 Series

## 5. A/D Converter

### (1) Electrical Characteristics

( $V_{CC} = AV_{CC} = AVRH = 4.0\text{ V to }5.5\text{ V}$ ,  $V_{SS} = AV_{SS} = 0.0\text{ V}$ ,  $T_A = -40\text{ }^\circ\text{C to }+105\text{ }^\circ\text{C}$ )

Parameter	Symbol	Pin name	Value			Unit	Remarks
			Min	Typ	Max		
Resolution	—	—	—	—	10	bit	
Total error	—	—	-3.0	—	+3.0	LSB	
Non-linear error	—	—	-2.5	—	+2.5	LSB	
Differential linear error	—	—	-1.9	—	+1.9	LSB	
Zero transition voltage	$V_{OT}$	AN0 to AN7	$AV_{SS} - 1.5\text{ LSB}$	$AV_{SS} + 0.5\text{ LSB}$	$AV_{SS} + 2.5\text{ LSB}$	V	$1\text{ LSB} = (AVRH - AV_{SS}) / 1024$
Full scale transition voltage	$V_{FST}$	AN0 to AN7	$AVRH - 3.5\text{ LSB}$	$AVRH - 1.5\text{ LSB}$	$AVRH + 0.5\text{ LSB}$	V	
Sampling time	$t_{SMP}$	—	0.4	—	16500	$\mu\text{s}$	$4.5\text{ V} \leq AV_{CC} \leq 5.5\text{ V}$
			1.0				$4.0\text{ V} \leq AV_{CC} \leq 4.5\text{ V}$
Compare time	$t_{CMP}$	—	0.66	—	—	$\mu\text{s}$	$4.5\text{ V} \leq AV_{CC} \leq 5.5\text{ V}$
			2.2				$4.0\text{ V} \leq AV_{CC} \leq 4.5\text{ V}$
A/D conversion time	$t_{CNV}$	—	1.44	—	—	$\mu\text{s}$	*1
Analog port input current	$I_{AIN}$	AN0 to AN7	-0.3	—	+10	$\mu\text{A}$	
Analog input voltage	$V_{AIN}$	AN0 to AN7	0	—	AVRH	V	
Reference voltage	AV+	AVRH	$AV_{SS} + 2.7$	—	AV <sub>CC</sub>	V	
Power supply current	$I_A$	AV <sub>CC</sub>	—	2.3	6.0	mA	
	$I_{AH}$		—	—	5	$\mu\text{A}$	*2
Reference voltage supply current	$I_R$	AVRH	—	520	900	$\mu\text{A}$	$V_{AVRH} = 5.0\text{ V}$
	$I_{RH}$		—	—	5	$\mu\text{A}$	*2
Inter-channel variation	—	AN0 to AN7	—	—	4	LSB	


\*1 : The time per channel ( $4.5\text{ V} \leq AV_{CC} \leq 5.5\text{ V}$ , and internal operating frequency = 32 MHz).

\*2 : Defined as supply current (when  $V_{CC} = AV_{CC} = AVRH = 5.0\text{ V}$ ) with A/D converter not operating, and CPU in stop mode.


# MB90920 Series

- The relationship between the external impedance and minimum sampling time
- At  $4.5 \text{ V} \leq \text{AVcc} \leq 5.5 \text{ V}$

(External impedance = 0 kΩ to 100 kΩ)




(External impedance = 0 kΩ to 20 kΩ)




- At  $4.0 \text{ V} \leq \text{AVcc} \leq 4.5 \text{ V}$

(External impedance = 0 kΩ to 100 kΩ)



(External impedance = 0 kΩ to 20 kΩ)




- About errors

As  $|\text{AVRH} - \text{AVss}|$  becomes smaller, the relative errors grow larger.

## (2) Definition of terms

- Resolution : Analog changes that are identifiable by the A/D converter.
- Non-Linear error : The deviation of the straight line connecting the zero transition point ("00 0000 0000"  $\longleftrightarrow$  "00 0000 0001") with the full-scale transition point ("11 1111 1110"  $\longleftrightarrow$  "11 1111 1111") from actual conversion characteristics.
- Differential linear error : The deviation from the ideal value of the input voltage needed to change the output code by 1 LSB.
- Total error : The total error is the difference between the actual value and the theoretical value, and includes zero-transition error/full-scale transition error and linear error.



$$\text{Total error for digital output } N = \frac{V_{NT} - \{1 \text{ LSB} \times (N - 1) + 0.5 \text{ LSB}\}}{1 \text{ LSB}} \text{ [LSB]}$$

$$1 \text{ LSB (Ideal)} = \frac{\text{AVRH} - \text{AV}_{ss}}{1024} \text{ [V]}$$

N : A/D converter digital output value

$$V_{OT} \text{ (Ideal)} = \text{AV}_{ss} + 0.5 \text{ LSB} \text{ [V]}$$

$$V_{FST} \text{ (Ideal)} = \text{AVRH} - 1.5 \text{ LSB} \text{ [V]}$$

V<sub>NT</sub> : Voltage when the digital output changes from (N - 1) to N

(Continued)

## 6. Flash Memory Program/Erase Characteristics

Parameter	Conditions	Value			Unit	Remarks
		Min	Typ	Max		
Sector erase time	$T_A = + 25^\circ\text{C}$ $V_{CC} = 5.0 \text{ V}$	—	0.9	3.6	s	Excludes pre-programming before erase
Word (16-bit width) programming time		—	23	370	$\mu\text{s}$	Excludes system-level overhead
Chip programming time	$T_A = + 25^\circ\text{C}$ , $V_{CC} = 5.0 \text{ V}$	—	3.4	55	s	
Erase/program cycle	—	10000	—	—	cycle	
Flash memory data retention time	Average $T_A = + 85^\circ\text{C}$	20	—	—	year	*

\* : This value is calculated from the results of evaluating the reliability of the technology (using Arrhenius equation to translate high temperature measurements into normalized value at  $+ 85^\circ\text{C}$ ) .

# MB90920 Series

## ■ MAJOR CHANGES IN THIS EDITION

Page	Section	Change Results
12	■ I/O CIRCUIT TYPE	Corrected the circuit type B.
20	■ HANDLING DEVICES	Added the following items; <ul style="list-style-type: none"><li>• Serial communication</li><li>• Characteristic difference between flash device and MASK ROM device</li></ul>
31	■ I/O MAP	Corrected "Address: 003970H". Clock supervisor control register → (Disabled)
46	■ ELECTRICAL CHARACTERISTICS 3. DC Characteristics	Added the item for "LCD output impedance".
68	■ ORDERING INFORMATION	Corrected the part numbers; MB90V920-101 → MB90V920-101CR MB90V920-102 → MB90V920-102CR

The vertical lines marked in the left side of the page show the changes.