



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	20MHz
Connectivity	-
Peripherals	Brown-out Detect/Reset, POR, WDT
Number of I/O	18
Program Memory Size	1.75KB (1K x 14)
Program Memory Type	FLASH
EEPROM Size	128 x 8
RAM Size	64 x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	20-SSOP (0.209", 5.30mm Width)
Supplier Device Package	20-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f631-e-ss

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Name	Function	Input Type	Output Type	Description
RB7	RB7	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on-change. Individually enabled pull-up.
RC0/AN4/C2IN+	RC0	ST	CMOS	General purpose I/O.
	AN4	AN	_	A/D Channel 4 input.
	C2IN+	AN		Comparator C2 non-inverting input.
RC1/AN5/C12IN1-	RC1	ST	CMOS	General purpose I/O.
	AN5	AN		A/D Channel 5 input.
	C12IN1-	AN		Comparator C1 or C2 inverting input.
RC2/AN6/C12IN2-	RC2	ST	CMOS	General purpose I/O.
	AN6	AN	_	A/D Channel 6 input.
	C12IN2-	AN		Comparator C1 or C2 inverting input.
RC3/AN7/C12IN3-	RC3	ST	CMOS	General purpose I/O.
	AN7	AN	_	A/D Channel 7 input.
	C12IN3-	AN		Comparator C1 or C2 inverting input.
RC4/C2OUT	RC4	ST	CMOS	General purpose I/O.
	C2OUT	—	CMOS	Comparator C2 output.
RC5	RC5	ST	CMOS	General purpose I/O.
RC6/AN8/SS	RC6	ST	CMOS	General purpose I/O.
	AN8	AN	_	A/D Channel 8 input.
	SS	ST	—	Slave Select input.
RC7/AN9/SDO	RC7	ST	CMOS	General purpose I/O.
	AN9	AN	_	A/D Channel 9 input.
	SDO	—	CMOS	SPI data output.
Vss	Vss	Power		Ground reference.
Vdd	Vdd	Power		Positive supply.

TABLE 1-2: PINOUT DESCRIPTION – PIC16F677 (CONTINUED)

Legend: AN = Analog input or output

TTL = TTL compatible input

HV = High Voltage

CMOS=CMOS compatible input or output

ST= Schmitt Trigger input with CMOS levels XTAL= Crystal

2.2 Data Memory Organization

The data memory (see Figures 2-6 through 2-8) is partitioned into four banks which contain the General Purpose Registers (GPR) and the Special Function Registers (SFR). The Special Function Registers are located in the first 32 locations of each bank. The General Purpose Registers, implemented as static RAM, are located in the last 96 locations of each Bank. Register locations F0h-FFh in Bank 1, 170h-17Fh in Bank 2 and 1F0h-1FFh in Bank 3 point to addresses 70h-7Fh in Bank 0. The actual number of General Purpose Resisters (GPR) in each Bank depends on the device. Details are shown in Figures 2-4 through 2-8. All other RAM is unimplemented and returns '0' when read. RP<1:0> of the STATUS register are the bank select bits:

<u>RP1</u> <u>RP0</u>

0	0	\rightarrow	Bank 0 is selected
0	1	\rightarrow	Bank 1 is selected
1	0	\rightarrow	Bank 2 is selected

1 1 \rightarrow Bank 3 is selected

2.2.1 GENERAL PURPOSE REGISTER FILE

The register file is organized as 128 x 8 in the PIC16F687 and 256 x 8 in the PIC16F685/PIC16F689/ PIC16F690. Each register is accessed, either directly or indirectly, through the File Select Register (FSR) (see **Section 2.4 "Indirect Addressing, INDF and FSR Registers"**).

2.2.2 SPECIAL FUNCTION REGISTERS

The Special Function Registers are registers used by the CPU and peripheral functions for controlling the desired operation of the device (see Tables 2-1 through 2-4). These registers are static RAM.

The special registers can be classified into two sets: core and peripheral. The Special Function Registers associated with the "core" are described in this section. Registers related to the operation of peripheral features are described in the section of that peripheral feature.

Bank 0 00h INDF Addressing this location uses contents of FSR to address data memory (not a physical register) 01h TMR0 Timer0 Module Register 02h PCL Program Counter's (PC) Least Significant Byte 03h STATUS IRP RP1 RP0 TO PD Z DC C 04h FSR Indirect Data Memory Address Pointer	POR, BOR	Page					
00h INDF Addressing this location uses contents of FSR to address data memory (not a physical register) 01h TMR0 Timer0 Module Register 02h PCL Program Counter's (PC) Least Significant Byte 03h STATUS IRP RP1 RP0 TO PD Z DC C 04h FSR Indirect Data Memory Address Pointer							
01h TMR0 Timer0 Module Register 02h PCL Program Counter's (PC) Least Significant Byte 03h STATUS IRP RP1 RP0 \overline{TO} \overline{PD} Z DC C 04h FSR Indirect Data Memory Address Pointer - - RA1 RA0 05h PORTA ⁽⁷⁾ - - RA5 RA4 RA3 RA2 RA1 RA0 06h PORTB ⁽⁷⁾ RB7 RB6 RB5 RB4 - - - - 07h PORTC ⁽⁷⁾ RC7 RC6 RC5 RC4 RC3 RC2 RC1 RC0 08h - Unimplemented Unimplemented - - - -	XXXX XXXX	43,200					
O2h PCL Program Counter's (PC) Least Significant Byte O3h STATUS IRP RP1 RP0 TO PD Z DC C O4h FSR Indirect Data Memory Address Pointer O5h PORTA ⁽⁷⁾ — — RA5 RA4 RA3 RA2 RA1 RA0 O6h PORTB ⁽⁷⁾ RB7 RB6 RB5 RB4 — — — — 07h PORTC ⁽⁷⁾ RC7 RC6 RC5 RC4 RC3 RC2 RC1 RC0 08h — Unimplemented Unimplemented Unimplemented Unimplemented Unimplemented Unimplemented	xxxx xxxx	79,200					
03h STATUS IRP RP1 RP0 TO PD Z DC C 04h FSR Indirect Data Memory Address Pointer 05h PORTA ⁽⁷⁾ — — RA5 RA4 RA3 RA2 RA1 RA0 06h PORTB ⁽⁷⁾ RB7 RB6 RB5 RB4 — — — — 07h PORTC ⁽⁷⁾ RC7 RC6 RC5 RC4 RC3 RC2 RC1 RC0 08h — Unimplemented	0000 0000	43,200					
04h FSR Indirect Data Memory Address Pointer 05h PORTA ⁽⁷⁾ — — RA5 RA4 RA3 RA2 RA1 RA0 06h PORTB ⁽⁷⁾ RB7 RB6 RB5 RB4 — — — — 07h PORTC ⁽⁷⁾ RC7 RC6 RC5 RC4 RC3 RC2 RC1 RC0 08h — Unimplemented — — — —	0001 1xxx	35,200					
05h PORTA ⁽⁷⁾ - - RA5 RA4 RA3 RA2 RA1 RA0 06h PORTB ⁽⁷⁾ RB7 RB6 RB5 RB4 - <td>xxxx xxxx</td> <td>43,200</td>	xxxx xxxx	43,200					
O6h PORTB ⁽⁷⁾ RB7 RB6 RB5 RB4 — …	xx xxxx	57,200					
07h PORTC ⁽⁷⁾ RC7 RC6 RC5 RC4 RC3 RC2 RC1 RC0 08h — Unimplemented	xxxx	67,200					
08h — Unimplemented	xxxx xxxx	74,200					
00h	—	—					
Unimpiementea	—	—					
OAh PCLATH — — Write Buffer for upper 5 bits of Program Counter	0 0000	43,200					
0Bh INTCON GIE PEIE TOIE INTE RABIE TOIF INTF RABIF ⁽¹⁾	0000 000x	37,200					
0Ch PIR1 — ADIF ⁽⁴⁾ RCIF ⁽²⁾ TXIF ⁽²⁾ SSPIF ⁽⁵⁾ CCP1IF ⁽³⁾ TMR2IF ⁽³⁾ TMR1IF	-000 0000	40,200					
ODh PIR2 OSFIF C2IF C1IF EEIF — # # # # # # # # # # # #	0000	41,200					
0Eh TMR1L Holding Register for the Least Significant Byte of the 16-bit TMR1 Register	xxxx xxxx	85,200					
0Fh TMR1H Holding Register for the Most Significant Byte of the 16-bit TMR1 Register	xxxx xxxx	85,200					
10h T1CON T1GINV TMR1GE T1CKPS1 T1CKPS0 T1OSCEN T1SYNC TMR1CS TMR10N	0000 0000	87,200					
11h TMR2 ⁽³⁾ Timer2 Module Register	0000 0000	89,200					
12h T2CON ⁽³⁾ — TOUTPS3 TOUTPS2 TOUTPS1 TOUTPS0 TMR2ON T2CKPS1 T2CKPS0	-000 0000	90,200					
13h SSPBUF ⁽⁵⁾ Synchronous Serial Port Receive Buffer/Transmit Register	xxxx xxxx	178,200					
14h SSPCON ^(5, 6) WCOL SSPOV SSPEN CKP SSPM3 SSPM2 SSPM1 SSPM0	0000 0000	177,200					
15h CCPR1L ⁽³⁾ Capture/Compare/PWM Register 1 (LSB)	XXXX XXXX	126,200					
16h CCPR1H ⁽³⁾ Capture/Compare/PWM Register 1 (MSB)	xxxx xxxx	126,200					
17h CCP1CON ⁽³⁾ P1M1 P1M0 DC1B1 DC1B0 CCP1M3 CCP1M2 CCP1M1 CCP1M0	0000 0000	125,200					
18h RCSTA ⁽²⁾ SPEN RX9 SREN CREN ADDEN FERR OERR RX9D	0000 000x	158,200					
19h TXREG ⁽²⁾ EUSART Transmit Data Register	0000 0000	150					
1Ah RCREG ⁽²⁾ EUSART Receive Data Register	EUSART Receive Data Register 0000 0000						
1Bh — Unimplemented	_	_					
1Ch PWM1CON ⁽³⁾ PRSEN PDC6 PDC5 PDC4 PDC3 PDC2 PDC1 PDC0	0000 0000	143,200					
1Dh ECCPAS ⁽³⁾ ECCPASE ECCPAS2 ECCPAS1 ECCPAS0 PSSAC1 PSSAC0 PSSBD1 PSSBD0	0000 0000	140,200					
1Eh ADRESH ⁽⁴⁾ A/D Result Register High Byte	xxxx xxxx	113,200					
1Fh ADCON0 ⁽⁴⁾ ADFM VCFG CHS3 CHS2 CHS1 CHS0 GO/DONE ADON	0000 0000	111,200					

FABLE 2-1:	PIC16F631/677/685/687/689/690 SPECIAL FUNCTION REGISTERS SUMMARY BANK 0
-------------------	---

Legend: -= Unimplemented locations read as '0', u = unchanged, x = unknown, q = value depends on condition, shaded = unimplemented **Note 1:** MCLR and WDT Reset do not affect the previous value data latch. The RABIF bit will be cleared upon Reset but will set again if the

mismatch exists.

2: PIC16F687/PIC16F689/PIC16F690 only.

3: PIC16F685/PIC16F690 only.

4: PIC16F677/PIC16F685/PIC16F687/PIC16F689/PIC16F690 only.

5: PIC16F677/PIC16F687/PIC16F689/PIC16F690 only.

6: When SSPCON register bits SSPM<3:0> = 1001, any reads or writes to the SSPADD SFR address are accessed through the SSPMSK register. See Registers 13-2 and 13-3 for more detail.

7: Port pins with analog functions controlled by the ANSEL and ANSELH registers will read '0' immediately after a Reset even though the data latches are either undefined (POR) or unchanged (other Resets).

Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Page
Bank	1										
80h	INDF	Addressing	this location	n uses conte	ents of FSR	to address c	ata memory	(not a physic	cal register)	xxxx xxxx	43,200
81h	OPTION_REG	RABPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111	36,200
82h	PCL	Program C	ounter's (PC	C) Least Sig	nificant Byte)				0000 0000	43,200
83h	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	35,200
84h	FSR	Indirect Dat	ta Memory A	Address Poi	nter					xxxx xxxx	43,200
85h	TRISA	-	-	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	11 1111	57,200
86h	TRISB	TRISB7	TRISB6	TRISB5	TRISB4	—	_	_	—	1111	68,201
87h	TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	1111 1111	74,200
88h	—	Unimpleme	nted							—	—
89h	—	Unimpleme	nted							—	—
8Ah	PCLATH	—	—	—	Write Buffe	er for the upp	per 5 bits of t	he Program	Counter	0 0000	43,200
8Bh	INTCON	GIE	PEIE	TOIE	INTE	RABIE	T0IF	INTF	RABIF ⁽¹⁾	0000 000x	37,200
8Ch	PIE1	—	ADIE ⁽⁴⁾	RCIE ⁽²⁾	TXIE ⁽²⁾	SSPIE ⁽⁵⁾	CCP1IE ⁽³⁾	TMR2IE ⁽³⁾	TMR1IE	-000 0000	38,201
8Dh	PIE2	OSFIE	C2IE	C1IE	EEIE	—			_	0000	39,201
8Eh	PCON	—	—	ULPWUE	SBOREN	—		POR	BOR	01qq	42,201
8Fh	OSCCON	_	IRCF2	IRCF1	IRCF0	OSTS	HTS	LTS	SCS	-110 q000	46,201
90h	OSCTUNE	—	—	—	TUN4	TUN3	TUN2	TUN1	TUN0	0 0000	50,201
91h	_	Unimpleme	nted							_	_
92h	PR2 ⁽³⁾	Timer2 Per	iod Register							1111 1111	89,201
93h	SSPADD ^(5,7)	Synchrono	us Serial Po	rt (I ² C mode	e) Address I	Register				0000 0000	184,201
93h	SSPMSK ^(5,7)	MSK7	MSK6	MSK5	MSK4	MSK3	MSK2	MSK1	MSK0	1111 1111	187,201
94h	SSPSTAT ⁽⁵⁾	SMP	CKE	D/A	Р	S	R/W	UA	BF	0000 0000	176,201
95h	WPUA ⁽⁶⁾	_	_	WPUA5	WPUA4	_	WPUA2	WPUA1	WPUA0	11 -111	60,201
96h	IOCA	—	_	IOCA5	IOCA4	IOCA3	IOCA2	IOCA1	IOCA0	00 0000	60,201
97h	WDTCON	_	—	_	WDTPS3	WDTPS2	WDTPS1	WDTPS0	SWDTEN	0 1000	208,201
98h	TXSTA ⁽²⁾	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	0000 0010	157,201
99h	SPBRG ⁽²⁾	BRG7	BRG6	BRG5	BRG4	BRG3	BRG2	BRG1	BRG0	0000 0000	160,201
9Ah	SPBRGH(2)	BRG15	BRG14	BRG13	BRG12	BRG11	BRG10	BRG9	BRG8	0000 0000	160,201
9Bh	BAUDCTL ⁽²⁾	ABDOVF	RCIDL	_	SCKP	BRG16	_	WUE	ABDEN	01-0 0-00	159,201
9Ch	_	Unimpleme	nted		•	•			•	_	—
9Dh	—	Unimpleme	nted							_	—
9Eh	ADRESL ⁽⁴⁾	A/D Result	Register Lo	w Byte						xxxx xxxx	113,201
9Fh	ADCON1 ⁽⁴⁾	_	ADCS2	ADCS1	ADCS0	_	_	_	_	-000	112,201

TABLE 2-2: PIC16F631/677/685/687/689/690 SPECIAL FUNCTION REGISTERS SUMMARY BANK 1

Legend: -= Unimplemented locations read as '0', u = unchanged, x = unknown, q = value depends on condition, shaded = unimplemented Note 1: MCLR and WDT Reset do not affect the previous value data latch. The RABIF bit will be cleared upon Reset but will set again if the mismatch exists.

2: PIC16F687/PIC16F689/PIC16F690 only.

EIGENERS//PIC16F689/PIC1
 BIC16F685/PIC16F690 only.
 PIC16F677/PIC16F697 (PIC16F697 (PIC16F697

4: PIC16F677/PIC16F685/PIC16F687/PIC16F689/PIC16F690 only.

5: PIC16F677/PIC16F687/PIC16F689/PIC16F690 only.

6: RA3 pull-up is enabled when pin is configured as MCLR in Configuration Word.

7: Accessible only when SSPCON register bits SSPM<3:0> = 1001.

4.2.5 PIN DESCRIPTIONS AND DIAGRAMS

Each PORTA pin is multiplexed with other functions. The pins and their combined functions are briefly described here. For specific information about individual functions such as the comparator or the A/D Converter (ADC), refer to the appropriate section in this data sheet.

4.2.5.1 RA0/AN0/C1IN+/ICSPDAT/ULPWU

Figure 4-2 shows the diagram for this pin. The RA0/ AN0/C1IN+/ICSPDAT/ULPWU pin is configurable to function as one of the following:

- a general purpose I/O
- an analog input for the ADC (except PIC16F631)
- an analog input to Comparator C1
- In-Circuit Serial Programming[™] data
- · an analog input for the Ultra Low-Power Wake-up



FIGURE 4-1: BLOCK DIAGRAM OF RA0

4.2.5.4 RA3/MCLR/VPP

Figure 4-4 shows the diagram for this pin. The RA3/ MCLR/VPP pin is configurable to function as one of the following:

- a general purpose input
- as Master Clear Reset with weak pull-up



4.2.5.5 RA4/AN3/T1G/OSC2/CLKOUT

Figure 4-5 shows the diagram for this pin. The RA4/ AN3/T1G/OSC2/CLKOUT pin is configurable to function as one of the following:

- a general purpose I/O
- an analog input for the ADC (except PIC16F631)
- a Timer1 gate input
- a crystal/resonator connection
- · a clock output





- 2: With CLKOUT option.
- 3: ANSEL determines Analog Input mode.
- 4: Not implemented on PIC16F631.

4.4.3.3 RB6/SCK/SCL

Figure 4-9 shows the diagram for this pin. The RB6/ SCK/SCL⁽¹⁾ pin is configurable to function as one of the following:

- a general purpose I/O
- a SPI clock
- an l²C[™] clock

Note 1:	SCK	and	SCL	are	available	on
	PIC16	F677/	PIC16F	687/P	IC16F689/	
	PIC16	F690 (only.			

FIGURE 4-9:

BLOCK DIAGRAM OF RB6



Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
CM2CON1	MC1OUT	MC2OUT	—	—	—	-	T1GSS	C2SYNC	10	10
INTCON	GIE	PEIE	T0IE	INTE	RABIE	T0IF	INTF	RABIF	0000 0000	0000 0000
PIE1	—	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	-000 0000	-000 0000
PIR1		ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	-000 0000	-000 0000
TMR1H	Holding Re	gister for the	Most Signific	ant Byte of t	he 16-bit TM	R1 Register			xxxx xxxx	uuuu uuuu
TMR1L	Holding Re	gister for the	Least Signifi	cant Byte of	the 16-bit TM	R1 Register			XXXX XXXX	uuuu uuuu
T1CON	T1GINV	TMR1GE	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	0000 0000	uuuu uuuu

TABLE 6-1: SUMMARY OF REGISTERS ASSOCIATED WITH TIMER1

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the Timer1 module.

- **Note 1:** The reference voltage (VREF) has no effect on the equation, since it cancels itself out.
 - 2: The charge holding capacitor (CHOLD) is not discharged after each conversion.
 - **3:** The maximum recommended impedance for analog sources is $10 \text{ k}\Omega$. This is required to meet the pin leakage specification.







11.2 Compare Mode

In Compare mode, the 16-bit CCPR1 register value is constantly compared against the TMR1 register pair value. When a match occurs, the CCP module may:

- Toggle the CCP1 output
- Set the CCP1 output
- Clear the CCP1 output
- Generate a Special Event Trigger
- Generate a Software Interrupt

The action on the pin is based on the value of the CCP1M<3:0> control bits of the CCP1CON register.

All Compare modes can generate an interrupt.





Special Event Trigger Will:

- Clear TMR1H and TMR1L registers.
- NOT set interrupt flag bit TMR1IF of the PIR1 register.
- Set the GO/DONE bit to start the ADC conversion.

11.2.1 CCP1 PIN CONFIGURATION

The user must configure the CCP1 pin as an output by clearing the associated TRIS bit.

Note:	Clearing the CCP1CON register will force
	the CCP1 compare output latch to the
	default low level. This is not the port I/O
	data latch.

11.2.2 TIMER1 MODE SELECTION

In Compare mode, Timer1 must be running in either Timer mode or Synchronized Counter mode. The compare operation may not work in Asynchronous Counter mode.

11.2.3 SOFTWARE INTERRUPT MODE

When Generate Software Interrupt mode is chosen (CCP1M<3:0> = 1010), the CCP module does not assert control of the CCP1 pin (see the CCP1CON register).

11.2.4 SPECIAL EVENT TRIGGER

When Special Event Trigger mode is chosen (CCP1M<3:0> = 1011), the CCP module does the following:

- Resets Timer1
- Starts an ADC conversion if ADC is enabled

The CCP module does not assert control of the CCP1 pin in this mode (see the CCP1CON register).

The Special Event Trigger output of the CCP occurs immediately upon a match between the TMR1H, TMR1L register pair and the CCPR1H, CCPR1L register pair. The TMR1H, TMR1L register pair is not reset until the next rising edge of the Timer1 clock. This allows the CCPR1H, CCPR1L register pair to effectively provide a 16-bit programmable period register for Timer1.

- Note 1: The Special Event Trigger from the CCP module does not set interrupt flag bit TMR1IF of the PIR1 register.
 - 2: Removing the match condition by changing the contents of the CCPR1H and CCPR1L register pair, between the clock edge that generates the Special Event Trigger and the clock edge that generates the Timer1 Reset, will preclude the Reset from occurring.

			 ' ' 1		
00	(Single Output)	PTA Modulated	 l		1
		P1A Modulated		Delav ⁽¹⁾	
10	(Half-Bridge)	P1B Modulated			
		P1A Active	 1 1 1	· · ·	
01	(Full-Bridge,	P1B Inactive	 - - - -	 	 I I
	i oiwaid)	P1C Inactive	 1 1 1		
		P1D Modulated	 	I	
		P1A Inactive	 1 1 1	 	
11	(Full-Bridge,	P1B Modulated	 		
	Reverse)	P1C Active	 ı	1 	
		P1D Inactive	 1 1 1	 	
Relat	ionships:			,	•

FIGURE 11-7: EXAMPLE ENHANCED PWM OUTPUT RELATIONSHIPS (ACTIVE-LOW STATE)

© 2005-2015 Microchip Technology Inc.

12.1.2 EUSART ASYNCHRONOUS RECEIVER

The Asynchronous mode is typically used in RS-232 systems. The receiver block diagram is shown in Figure 12-2. The data is received on the RX/DT pin and drives the data recovery block. The data recovery block is actually a high-speed shifter operating at 16 times the baud rate, whereas the serial Receive Shift Register (RSR) operates at the bit rate. When all eight or nine bits of the character have been shifted in, they are immediately transferred to a two character First-In-First-Out (FIFO) memory. The FIFO buffering allows reception of two complete characters and the start of a third character before software must start servicing the EUSART receiver. The FIFO and RSR registers are not directly accessible by software. Access to the received data is via the RCREG register.

12.1.2.1 Enabling the Receiver

The EUSART receiver is enabled for asynchronous operation by configuring the following three control bits:

- CREN = 1
- SYNC = 0
- SPEN = 1

All other EUSART control bits are assumed to be in their default state.

Setting the CREN bit of the RCSTA register enables the receiver circuitry of the EUSART. Clearing the SYNC bit of the TXSTA register configures the EUSART for asynchronous operation. Setting the SPEN bit of the RCSTA register enables the EUSART and automatically configures the RX/DT I/O pin as an input. If the RX/DT pin is shared with an analog peripheral the analog I/O function must be disabled by clearing the corresponding ANSEL bit.

Note:	When the SPEN bit is set the TX/CK I/O
	pin is automatically configured as an
	output, regardless of the state of the
	corresponding TRIS bit and whether or
	not the EUSART transmitter is enabled.
	The PORT latch is disconnected from the
	output driver so it is not possible to use the
	TX/CK pin as a general purpose output.

12.1.2.2 Receiving Data

The receiver data recovery circuit initiates character reception on the falling edge of the first bit. The first bit, also known as the Start bit, is always a zero. The data recovery circuit counts one-half bit time to the center of the Start bit and verifies that the bit is still a zero. If it is not a zero then the data recovery circuit aborts character reception, without generating an error, and resumes looking for the falling edge of the Start bit. If the Start bit zero verification succeeds then the data recovery circuit counts a full bit time to the center of the next bit. The bit is then sampled by a majority detect circuit and the resulting '0' or '1' is shifted into the RSR. This repeats until all data bits have been sampled and shifted into the RSR. One final bit time is measured and the level sampled. This is the Stop bit, which is always a '1'. If the data recovery circuit samples a '0' in the Stop bit position then a framing error is set for this character, otherwise the framing error is cleared for this character. See Section 12.1.2.4 "Receive Framing Error" for more information on framing errors.

Immediately after all data bits and the Stop bit have been received, the character in the RSR is transferred to the EUSART receive FIFO and the RCIF interrupt flag bit of the PIR1 register is set. The top character in the FIFO is transferred out of the FIFO by reading the RCREG register.

Note:	If the receive FIFO is overrun, no additional
	characters will be received until the overrun
	condition is cleared. See Section 12.1.2.5
	"Receive Overrun Error" for more
	information on overrun errors.

12.1.2.3 Receive Interrupts

The RCIF interrupt flag bit of the PIR1 register is set whenever the EUSART receiver is enabled and there is an unread character in the receive FIFO. The RCIF interrupt flag bit is read-only, it cannot be set or cleared by software.

RCIF interrupts are enabled by setting all of the following bits:

- RCIE interrupt enable bit of the PIE1 register
- PEIE peripheral interrupt enable bit of the INTCON register
- GIE global interrupt enable bit of the INTCON register

The RCIF interrupt flag bit will be set when there is an unread character in the FIFO, regardless of the state of interrupt enable bits.

R-0	R-1	U-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0
ABDOVF	RCIDL	—	SCKP	BRG16		WUE	ABDEN
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimple	mented bit, read	l as '0'	
-n = Value at F	POR	'1' = Bit is set '0' = Bit is cleared x = Bit is unknow					nown
bit 7	ABDOVF: Au	to-Baud Detect	t Overflow bit				
	Asynchronous	<u>s mode</u> :	l				
	$\perp = Auto-bauco$	d timer overnov	vea				
	<u>Synchronous</u>	mode:					
	Don't care						
bit 6	RCIDL: Rece	ive Idle Flag bit					
	Asynchronous	<u>s mode</u> :					
	\perp = Receiver 0 = Start bit b	is idie as been receivi	ed and the re	ceiver is receiv	vina		
	Synchronous	mode:			g		
	Don't care						
bit 5	Unimplemen	ted: Read as '	י'				
bit 4	SCKP: Synch	ronous Clock F	Polarity Selec	t bit			
	Asynchronous mode:						
	1 = Transmit i 0 = Transmit i	inverted data to non-inverted da	o the RB7/TX/ ata to the RB7	/CK pin 7/TX/CK pin			
	<u>Synchronous</u>	<u>mode</u> :					
	1 = Data is clocked on rising edge of the clock						
hit 3	BRG16: 16-b	it Baud Rate G	enerator hit	CIUCK			
Sit O	1 = 16-bit Ba	ud Rate Gener	ator is used				
	0 = 8-bit Bau	d Rate Genera	tor is used				
bit 2	Unimplemen	ted: Read as ')'				
bit 1	WUE: Wake-up Enable bit						
	Asynchronous mode:						
1 = Receiver is waiting for a falling edge. No character will be received byte RCIF will be set.						e set. WUE will	
	0 = Receiver	ally clear after	RCIF IS Set.				
	Synchronous	<u>mode</u> :					
	Don't care						
bit 0	ABDEN: Auto	-Baud Detect	Enable bit				
	Asynchronous	<u>s mode</u> :					
	1 = Auto-Bau	Id Detect mode	is enabled (clears when au	ito-baud is comp	olete)	
	0 = Auto-Bau Synchronous	ia Detect mode mode:	is disabled				
	Don't care						

REGISTER 12-3: BAUDCTL: BAUD RATE CONTROL REGISTER

12.4.1.5 Synchronous Master Reception

Data is received at the RX/DT pin. The RX/DT pin output driver is automatically disabled when the EUSART is configured for synchronous master receive operation.

In Synchronous mode, reception is enabled by setting either the Single Receive Enable bit (SREN of the RCSTA register) or the Continuous Receive Enable bit (CREN of the RCSTA register).

When SREN is set and CREN is clear, only as many clock cycles are generated as there are data bits in a single character. The SREN bit is automatically cleared at the completion of one character. When CREN is set, clocks are continuously generated until CREN is cleared. If CREN is cleared in the middle of a character the CK clock stops immediately and the partial character is discarded. If SREN and CREN are both set, then SREN is cleared at the completion of the first character and CREN takes precedence.

To initiate reception, set either SREN or CREN. Data is sampled at the RX/DT pin on the trailing edge of the TX/CK clock pin and is shifted into the Receive Shift Register (RSR). When a complete character is received into the RSR, the RCIF bit is set and the character is automatically transferred to the two character receive FIFO. The Least Significant eight bits of the top character in the receive FIFO are available in RCREG. The RCIF bit remains set as long as there are un-read characters in the receive FIFO.

12.4.1.6 Slave Clock

Synchronous data transfers use a separate clock line, which is synchronous with the data. A device configured as a slave receives the clock on the TX/CK line. The TX/ CK pin output driver is automatically disabled when the device is configured for synchronous slave transmit or receive operation. Serial data bits change on the leading edge to ensure they are valid at the trailing edge of each clock. One data bit is transferred for each clock cycle. Only as many clock cycles should be received as there are data bits.

12.4.1.7 Receive Overrun Error

The receive FIFO buffer can hold two characters. An overrun error will be generated if a third character, in its entirety, is received before RCREG is read to access the FIFO. When this happens the OERR bit of the RCSTA register is set. Previous data in the FIFO will not be overwritten. The two characters in the FIFO buffer can be read, however, no additional characters will be received until the error is cleared. The OERR bit can only be cleared by clearing the overrun condition. If the overrun error occurred when the SREN bit is set and CREN is clear then the error is cleared by reading RCREG. If the overrun occurred when the CREN bit is

set then the error condition is cleared by either clearing the CREN bit of the RCSTA register or by clearing the SPEN bit which resets the EUSART.

12.4.1.8 Receiving 9-bit Characters

The EUSART supports 9-bit character reception. When the RX9 bit of the RCSTA register is set the EUSART will shift 9-bits into the RSR for each character received. The RX9D bit of the RCSTA register is the ninth, and Most Significant, data bit of the top unread character in the receive FIFO. When reading 9-bit data from the receive FIFO buffer, the RX9D data bit must be read before reading the eight Least Significant bits from the RCREG.

12.4.1.9 Synchronous Master Reception Setup:

- 1. Initialize the SPBRGH, SPBRG register pair for the appropriate baud rate. Set or clear the BRGH and BRG16 bits, as required, to achieve the desired baud rate.
- 2. Enable the synchronous master serial port by setting bits SYNC, SPEN and CSRC.
- 3. Ensure bits CREN and SREN are clear.
- 4. If interrupts are desired, set the RCIE bit of the PIE1 register and the GIE and PEIE bits of the INTCON register.
- 5. If 9-bit reception is desired, set bit RX9.
- 6. Start reception by setting the SREN bit or for continuous reception, set the CREN bit.
- 7. Interrupt flag bit RCIF will be set when reception of a character is complete. An interrupt will be generated if the enable bit RCIE was set.
- 8. Read the RCSTA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- 9. Read the 8-bit received data by reading the RCREG register.
- 10. If an overrun error occurs, clear the error by either clearing the CREN bit of the RCSTA register or by clearing the SPEN bit which resets the EUSART.

13.12.3 SSP MASK REGISTER

An SSP Mask (SSPMSK) register is available in I^2C Slave mode as a mask for the value held in the SSPSR register during an address comparison operation. A zero ('0') bit in the SSPMSK register has the effect of making the corresponding bit in the SSPSR register a 'don't care'.

This register is reset to all '1's upon any Reset condition and, therefore, has no effect on standard SSP operation until written with a mask value.

This register must be initiated prior to setting SSPM<3:0> bits to select the I^2C Slave mode (7-bit or 10-bit address).

This register can only be accessed when the appropriate mode is selected by bits (SSPM<3:0> of SSPCON).

The SSP Mask register is active during:

- 7-bit Address mode: address compare of A<7:1>.
- 10-bit Address mode: address compare of A<7:0> only. The SSP mask has no effect during the reception of the first (high) byte of the address.

REGISTER 13-3: SSPMSK: SSP MASK REGISTER⁽¹⁾

| R/W-1 |
|-------|-------|-------|-------|-------|-------|-------|---------------------|
| MSK7 | MSK6 | MSK5 | MSK4 | MSK3 | MSK2 | MSK1 | MSK0 ⁽²⁾ |
| bit 7 | | | | | | | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-1 MSK<7:1>: Mask bits

- 1 = The received address bit n is compared to SSPADD<n> to detect I^2C address match
- 0 = The received address bit n is not used to detect I²C address match

bit 0 MSK<0>: Mask bit for I²C Slave mode, 10-bit Address⁽²⁾

- I²C Slave mode, 10-bit Address (SSPM<3:0> = 0111):
- 1 = The received address bit 0 is compared to SSPADD<0> to detect I^2C address match
- 0 = The received address bit 0 is not used to detect I^2C address match
- **Note 1:** When SSPCON bits SSPM<3:0> = 1001, any reads or writes to the SSPADD SFR address are accessed through the SSPMSK register. The SSPEN bit of the SSPCON register should be zero when accessing the SSPMSK register.
 - 2: In all other SSP modes, this bit has no effect.

14.0 SPECIAL FEATURES OF THE CPU

The PIC16F631/677/685/687/689/690 have a host of features intended to maximize system reliability, minimize cost through elimination of external components, provide power saving features and offer code protection.

These features are:

- Reset
 - Power-on Reset (POR)
 - Power-up Timer (PWRT)
 - Oscillator Start-up Timer (OST)
 - Brown-out Reset (BOR)
- Interrupts
- Watchdog Timer (WDT)
- Oscillator selection
- Sleep
- Code protection
- ID Locations
- In-Circuit Serial Programming

The PIC16F631/677/685/687/689/690 have two timers that offer necessary delays on power-up. One is the Oscillator Start-up Timer (OST), intended to keep the chip in Reset until the crystal oscillator is stable. The other is the Power-up Timer (PWRT), which provides a fixed delay of 64 ms (nominal) on power-up only, designed to keep the part in Reset while the power supply stabilizes. There is also circuitry to reset the device if a brown-out occurs, which can use the Power-up Timer to provide at least a 64 ms Reset. With these three functions-on-chip, most applications need no external Reset circuitry.

The Sleep mode is designed to offer a very low-current Power-down mode. The user can wake-up from Sleep through:

- External Reset
- Watchdog Timer Wake-up
- An interrupt

Several oscillator options are also made available to allow the part to fit the application. The INTOSC option saves system cost while the LP crystal option saves power. A set of Configuration bits are used to select various options (see Register 14-2).

14.1 Configuration Bits

The Configuration bits can be programmed (read as '0'), or left unprogrammed (read as '1') to select various device configurations as shown in Register 14-2. These bits are mapped in program memory location 2007h.

Note: Address 2007h is beyond the user program memory space. It belongs to the special configuration memory space (2000h-3FFFh), which can be accessed only during programming. See "PIC12F6XX/16F6XX Memory Programming Specification" (DS41204) for more information.

14.4 Context Saving During Interrupts

During an interrupt, only the return PC value is saved on the stack. Typically, users may wish to save key registers during an interrupt (e.g., W and STATUS registers). This must be implemented in software.

Since the upper 16 bytes of all GPR banks are common in the PIC16F631/677/685/687/689/690 (see Figures 2-2 and 2-3), temporary holding registers, W_TEMP and STATUS_TEMP, should be placed in here. These 16 locations do not require banking and therefore, make it easier to context save and restore. The same code shown in Example 14-1 can be used to:

- Store the W register
- Store the STATUS register
- Execute the ISR code
- Restore the Status (and Bank Select Bit register)
- Restore the W register

Note: The PIC16F631/677/685/687/689/690 normally does not require saving the PCLATH. However, if computed GOTO's are used in the ISR and the main code, the PCLATH must be saved and restored in the ISR.

EXAMPLE 14-1: SAVING STATUS AND W REGISTERS IN RAM

MOV SWA CLR MOV	WF W_TEMP PF STATUS,W F STATUS WF STATUS_TEMP	;Copy W to TEMP register ;Swap status to be saved into W ;bank 0, regardless of current bank, Clears IRP,RP1,RP0 ;Save status to bank zero STATUS_TEMP register
:(I) :	SR)	;Insert user code here
SWA	PF STATUS_TEMP,W	;Swap STATUS_TEMP register into W ;(sets bank to original state)
MOV	WF STATUS	;Move W into STATUS register
SWA: SWA:	PF W_TEMP,F PF W_TEMP,W	;Swap W_TEMP ;Swap W_TEMP into W

FIGURE 17-1: PIC16F631/677/685/687/689/690 VOLTAGE-FREQUENCY GRAPH, -40°C \leq TA \leq +125°C



Note 1: The shaded region indicates the permissible combinations of voltage and frequency.





TABLE 17-14:	I ² C™ BUS I	DATA REQUIREMENTS
--------------	-------------------------	-------------------

Param. No.	Symbol	Characteristic		Min.	Max.	Units	Conditions
100*	Тнідн	Clock high time	100 kHz mode	4.0		μS	Device must operate at a minimum of 1.5 MHz
			400 kHz mode	0.6		μS	Device must operate at a minimum of 10 MHz
			SSP Module	1.5Tcy			
101*	TLOW	Clock low time	100 kHz mode	4.7		μS	Device must operate at a minimum of 1.5 MHz
			400 kHz mode	1.3		μS	Device must operate at a minimum of 10 MHz
			SSP Module	1.5Tcy			
102*	TR	SDA and SCL rise time	100 kHz mode	—	1000	ns	
			400 kHz mode	20 + 0.1Св	300	ns	CB is specified to be from 10-400 pF
103*	103* TF	SDA and SCL fall time	100 kHz mode	—	300	ns	
			400 kHz mode	20 + 0.1Св	300	ns	Cв is specified to be from 10-400 pF
90*	90* Tsu:sta	Start condition setup time	100 kHz mode	4.7		μS	Only relevant for
			400 kHz mode	0.6		μS	Repeated Start condition
91*	THD:STA	Start condition hold	100 kHz mode	4.0	_	μS	After this period the first
		time	400 kHz mode	0.6	—	μS	clock pulse is generated
106*	THD:DAT	Data input hold time	100 kHz mode	0	_	ns	
			400 kHz mode	0	0.9	μS	
107*	TSU:DAT	T Data input setup time	100 kHz mode	250	_	ns	(Note 2)
			400 kHz mode	100	_	ns	
92*	Tsu:sto	Stop condition	100 kHz mode	4.7	_	μS	-
	setup time	400 kHz mode	0.6	_	μS		
109* TAA	Output valid from clock	100 kHz mode	—	3500	ns	(Note 1)	
		400 kHz mode	—	_	ns		
110*	TBUF	Bus free time	100 kHz mode	4.7	—	μS	Time the bus must be free
			400 kHz mode	1.3		μS	can start
	Св	Bus capacitive loading		—	400	pF	

* These parameters are characterized but not tested.

Note 1: As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCL to avoid unintended generation of Start or Stop conditions.

2: A Fast mode (400 kHz) I²C bus device can be used in a Standard mode (100 kHz) I²C bus system, but the requirement TsU:DAT ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the low period of the SCL signal. If such a device does stretch the low period of the SCL signal, it must output the next data bit to the SDA line TR max. + TsU:DAT = 1000 + 250 = 1250 ns (according to the Standard mode I²C bus specification), before the SCL line is released.







