



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	20MHz
Connectivity	I <sup>2</sup> C, SPI
Peripherals	Brown-out Detect/Reset, POR, WDT
Number of I/O	18
Program Memory Size	3.5KB (2K x 14)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	128 x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 5.5V
Data Converters	A/D 12x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	20-SOIC (0.295", 7.50mm Width)
Supplier Device Package	20-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f677-i-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Name	Function	Input Type	Output Type	Description
RB7	RB7	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on-change. Individually enabled pull-up.
RC0/AN4/C2IN+	RC0	ST	CMOS	General purpose I/O.
	AN4	AN	_	A/D Channel 4 input.
	C2IN+	AN		Comparator C2 non-inverting input.
RC1/AN5/C12IN1-	RC1	ST	CMOS	General purpose I/O.
	AN5	AN		A/D Channel 5 input.
	C12IN1-	AN		Comparator C1 or C2 inverting input.
RC2/AN6/C12IN2-	RC2	ST	CMOS	General purpose I/O.
	AN6	AN	_	A/D Channel 6 input.
	C12IN2-	AN		Comparator C1 or C2 inverting input.
RC3/AN7/C12IN3-	RC3	ST	CMOS	General purpose I/O.
	AN7	AN	_	A/D Channel 7 input.
	C12IN3-	AN		Comparator C1 or C2 inverting input.
RC4/C2OUT	RC4	ST	CMOS	General purpose I/O.
	C2OUT	—	CMOS	Comparator C2 output.
RC5	RC5	ST	CMOS	General purpose I/O.
RC6/AN8/SS	RC6	ST	CMOS	General purpose I/O.
	AN8	AN	_	A/D Channel 8 input.
	SS	ST	—	Slave Select input.
RC7/AN9/SDO	RC7	ST	CMOS	General purpose I/O.
	AN9	AN	_	A/D Channel 9 input.
	SDO	—	CMOS	SPI data output.
Vss	Vss	Power		Ground reference.
Vdd	Vdd	Power		Positive supply.

### TABLE 1-2: PINOUT DESCRIPTION – PIC16F677 (CONTINUED)

**Legend:** AN = Analog input or output

TTL = TTL compatible input

HV = High Voltage

CMOS=CMOS compatible input or output

ST= Schmitt Trigger input with CMOS levels XTAL= Crystal

	1	-	1	
Name	Function	Input Type	Output Type	Description
RC1/AN5/C12IN1-	RC1	ST	CMOS	General purpose I/O.
	AN5	AN	—	A/D Channel 5 input.
	C12IN1-	AN	—	Comparator C1 or C2 negative input.
RC2/AN6/C12IN2-/P1D	RC2	ST	CMOS	General purpose I/O.
	AN6	AN	—	A/D Channel 6 input.
	C12IN2-	AN	—	Comparator C1 or C2 negative input.
	P1D		CMOS	PWM output.
RC3/AN7/C12IN3-/P1C	RC3	ST	CMOS	General purpose I/O.
	AN7	AN	—	A/D Channel 7 input.
	C12IN3-	AN	—	Comparator C1 or C2 negative input.
	P1C		CMOS	PWM output.
RC4/C2OUT/P1B	RC4	ST	CMOS	General purpose I/O.
	C2OUT		CMOS	Comparator C2 output.
	P1B		CMOS	PWM output.
RC5/CCP1/P1A	RC5	ST	CMOS	General purpose I/O.
	CCP1	ST	CMOS	Capture/Compare input.
	P1A	ST	CMOS	PWM output.
RC6/AN8	RC6	ST	CMOS	General purpose I/O.
	AN8	AN	—	A/D Channel 8 input.
RC7/AN9	RC7	ST	CMOS	General purpose I/O.
	AN9	AN	—	A/D Channel 9 input.
Vss	Vss	Power	—	Ground reference.
VDD	Vdd	Power	—	Positive supply.
Legend: AN = Analog input of	or output	CMOS=	CMOS co	ompatible input or output

#### **TABLE 1-3: PINOUT DESCRIPTION – PIC16F685 (CONTINUED)**

CMOS=CMOS compatible input or output

HV = High Voltage

TTL = TTL compatible input ST= Schmitt Trigger input with CMOS levels XTAL= Crystal

Address           Indirect addr. (1)         00h         Indirect           TMR0         01h         OPT           PCL         02h         02h           STATUS         03h         S           FSR         04h         02h           PORTA         05h         1           PORTB         06h         1           PORTC         07h         1           PORTC         07h         1           PORTC         07h         1           OPRTC         07h         1           PORTC         07h         1           OPRTC         07h         1           OPRTC         07h         1           OPRTC         07h         1           INTCON         0Bh         IN           PIR2         0Dh         1           TMR1L         0Eh         F           TMR1H         0Fh         0S           T1CON         10h         0S           T1CON         10h         S           SSPBUF         13h         SS           SSPCON         14h         SS           RCREG         1Ah         S	ect addr. (1) ION_REG PCL TATUS FSR TRISA TRISB TRISC CLATH JTCON PIE1 PIE2 PCON SCCON SCCON	Address 80h 81h 82h 83h 84h 85h 86h 87h 88h 88h 88h 88h 8Bh 8Ch 8Dh 8Eb	Indirect addr. (1) TMR0 PCL STATUS FSR PORTA PORTA PORTB PORTC PORTC INTCON EEDAT EEADR	Address 100h 101h 102h 103h 104h 105h 106h 107h 108h 109h 10Ah 10Bh 10Ch	Indirect addr. <sup>(1)</sup> OPTION_REG PCL STATUS FSR TRISA TRISA TRISB TRISC PCLATH INTCON	Addre 180h 181h 182h 183h 184h 185h 186h 187h 188h 188h 189h 18Ah
Indirect addr. (1)         O0h         Indirect           TMR0         01h         OPT           PCL         02h	ect addr. <sup>(1)</sup> ION_REG PCL TATUS FSR TRISA TRISA TRISB TRISC CLATH JTCON PIE1 PIE2 PCON SCCON SCCON	80h 81h 82h 83h 84h 85h 86h 87h 88h 89h 8Ah 8Bh 8Ch 8Dh 8Eh	Indirect addr. <sup>(1)</sup> TMR0 PCL STATUS FSR PORTA PORTA PORTB PORTC PORTC INTCON EEDAT EEADR	100h 101h 102h 103h 104h 105h 106h 106h 108h 109h 10Ah 10Bh 10Ch	Indirect addr. <sup>(1)</sup> OPTION_REG PCL STATUS FSR TRISA TRISA TRISB TRISC PCLATH INTCON	180h 181h 182h 183h 184h 185h 186h 187h 188h 189h 18Ah
Indirect addi. 37         Other         Indirect addi. 37           TMR0         01h         OPT           PCL         02h         02h           STATUS         03h         S           FSR         04h         04h           PORTA         05h         1           PORTB         06h         1           PORTC         07h         1           PORTC         07h         1           O9h         09h         1           PCLATH         0Ah         Pi           NTCON         0Bh         IN           PIR1         0Ch         1           PIR2         0Dh         1           TMR1L         0Eh         F           TMR1H         0Fh         0S           T1CON         10h         0S           T1CON         10h         0S           SSPBUF         13h         SS           SSPCON         14h         SS           SSPCON         14h         SS           SSPCON         14h         SS           RCREG         1Ah         SF           RCREG         1Ah         SF           ADCON0	ION_REG PCL TATUS FSR TRISA TRISA TRISB TRISC CLATH JTCON PIE1 PIE2 PCON SCCON SCCON	81h 82h 83h 84h 85h 86h 87h 88h 89h 8Ah 8Bh 8Ch 8Dh 8Eb	TMR0 PCL STATUS FSR PORTA PORTB PORTC PORTC PORTC POLATH INTCON EEDAT EEADR	101h 102h 103h 104h 105h 106h 107h 108h 109h 10Ah 10Bh 10Ch	OPTION_REG PCL STATUS FSR TRISA TRISB TRISC PCLATH INTCON	1800 181h 182h 183h 184h 185h 186h 187h 188h 189h 18Ah
INIKO         OTH         OFF           PCL         02h	PCL TATUS FSR TRISA TRISA TRISB TRISC CLATH JTCON PIE1 PIE2 PCON SCCON SCCON	82h 83h 84h 85h 86h 87h 88h 89h 8Ah 8Bh 8Ch 8Dh 8Eb	PCL STATUS FSR PORTA PORTB PORTC PORTC PCLATH INTCON EEDAT EEADR	102h 103h 104h 105h 106h 107h 108h 109h 10Ah 10Bh 10Ch	PCL STATUS FSR TRISA TRISB TRISC PCLATH INTCON	182h 182h 183h 184h 185h 186h 187h 188h 189h 18Ah
FCL         0211           STATUS         03h         S           FSR         04h         1           PORTA         05h         1           PORTB         06h         1           PORTC         07h         1           PORTC         07h         1           PORTC         07h         1           O8h         09h         1           PORTC         07h         1           O9h         09h         1           PORTC         07h         1           O9h         09h         1           PIR1         0Ch         1           PIR2         0Dh         1           TMR1L         0Eh         F           TMR1H         0Fh         0S           T1CON         10h         0S           T1CON         10h         0S           SSPBUF         13h         SS           SSPCON         14h         SS           SSPCON         14h         SS           TXREG         19h         S           RCREG         1Ah         SF           RCREG         1Ah         SF	TATUS FSR TRISA TRISB TRISC CLATH JTCON PIE1 PIE2 PCON SCCON SCCON	83h 84h 85h 86h 87h 88h 89h 8Ah 8Bh 8Ch 8Dh 8Eb	STATUS FSR PORTA PORTB PORTC PORTC POLATH INTCON EEDAT EEADR	102h 103h 104h 105h 106h 107h 108h 109h 10Ah 10Bh 10Ch	STATUS FSR TRISA TRISB TRISC PCLATH INTCON	183h 183h 184h 185h 186h 187h 188h 188h 188h
STATUS         OSIT         S           FSR         04h	FSR FRISA TRISB TRISC CLATH JTCON PIE1 PIE2 PCON SCCON SCCON	84h 85h 86h 87h 88h 89h 8Ah 8Bh 8Ch 8Dh 8Eb	PORTA PORTA PORTB PORTC POLATH INTCON EEDAT EEADR	103h 105h 105h 106h 107h 108h 109h 10Ah 10Bh 10Ch	FSR TRISA TRISB TRISC PCLATH INTCON	183h 184h 185h 186h 187h 188h 189h 189h
PORTA         05h           PORTB         06h         1           PORTC         07h         1           08h         09h         1           PORTC         07h         1           08h         09h         1           PCLATH         0Ah         Pit           INTCON         0Bh         IN           PIR1         0Ch         1           PIR2         0Dh         1           TMR1L         0Eh         F           TMR1H         0Fh         03           T1CON         10h         05           T1CON         10h         05           SSPBUF         13h         SS           SSPCON         14h         SS           SSPCON         14h         SS           RCSTA         18h         1           TXREG         19h         S           RCREG         1Ah         SF           ADRESH         1Eh         AI           ADCON0         1Fh         AI           ADCON0         1Fh         AI	TRISA TRISB TRISC CLATH JTCON PIE1 PIE2 PCON SCCON SCCON	85h 86h 87h 88h 89h 8Ah 8Bh 8Ch 8Dh 8Eb	PORTA PORTB PORTC POLATH INTCON EEDAT EEADR	105h 106h 107h 108h 109h 10Ah 10Bh 10Ch	TRISA TRISB TRISC PCLATH INTCON	185h 186h 187h 188h 189h 18Ah
PORTB         O6h         T           PORTC         07h         T           08h         09h         09h           PCLATH         0Ah         Pi           INTCON         0Bh         IN           PIR1         0Ch         05h           TMR1L         0Eh         F           TMR1H         0Fh         05           T1CON         10h         05           T1CON         10h         05           SSPBUF         13h         SS           SSPBUF         13h         SS           SSPCON         14h         S5           SSPCON         14h         S5           RCSTA         18h         T           TXREG         19h         S           RCREG         1Ah         SF           ADRESH         1Eh         AI           ADCON0         1Fh         AI           ADCON0         1Fh         AI	TRISA TRISB TRISC CLATH JTCON PIE1 PIE2 PCON 3CCON SCCON	86h 87h 88h 89h 8Ah 8Bh 8Ch 8Dh 8Eb	PORTB PORTC POLATH INTCON EEDAT EEADR	106h 107h 108h 109h 10Ah 10Bh 10Ch	PCLATH	186h 187h 188h 189h 18Ah
PORTC         O7h         T           08h         09h         09h           PCLATH         0Ah         Pr           INTCON         0Bh         IN           PIR1         0Ch         00h           TMR1L         0Eh         F           TMR1H         0Fh         0S           T1CON         10h         0S           T1CON         10h         0S           SSPBUF         13h         SS           SSPCON         14h         SS           SSPCON         14h         SS           TXREG         19h         S           RCREG         1Ah         SF           TXREG         19h         S           RCREG         1Ah         SF           ADRESH         1Eh         AI           ADCON0         1Fh         AI	CLATH JTCON PIE1 PIE2 PCON SCCON SCCUNE	87h 88h 89h 8Ah 8Bh 8Ch 8Dh 8Eb	PORTC POLATH INTCON EEDAT EEADR	107h 108h 109h 10Ah 10Bh 10Ch	PCLATH INTCON	187h 188h 189h 18Ah
ORNO         ORN           08h         09h           PCLATH         0Ah         PI           INTCON         0Bh         IN           PIR1         0Ch         IN           PIR2         0Dh         IN           TMR1L         0Eh         F           TMR1H         0Fh         OS           T1CON         10h         OS           T1CON         10h         OS           SSPBUF         13h         SS           SSPCON         14h         SS           SSPCON         14h         SS           TXREG         19h         S           RCREG         1Ah         SF           TXREG         19h         S           RCREG         1Ah         SF           ADRESH         1Eh         AI           ADCON0         1Fh         AI           ADCON0         1Fh         AI	CLATH JTCON PIE1 PIE2 PCON SCCON SCCON	88h 89h 8Ah 8Bh 8Ch 8Dh 8Eb	PCLATH INTCON EEDAT EEADR	108h 109h 10Ah 10Bh 10Ch	PCLATH INTCON	188h 189h 18Ah
O9h           09h           PCLATH         0Ah           INTCON         0Bh           INTCON         0Bh           PIR1         0Ch           PIR2         0Dh           TMR1L         0Eh           TMR1H         0Fh           OS         11h           T1CON         10h           OS         11h           SSPBUF         13h           SSPBUF         13h           SSPCON         14h           SSP         15h           V         16h           TXREG         19h           RCREG         1Ah           SF         12h           ADRESH         1Eh           ADCON0         1Fh           ADCON0         1Fh	CLATH JTCON PIE1 PIE2 PCON SCCON SCCON	89h 8Ah 8Bh 8Ch 8Dh 8Eb	PCLATH INTCON EEDAT EEADR	109h 10Ah 10Bh 10Ch	PCLATH INTCON	189h 18Ah
PCLATHOAhPIINTCON0BhINPIR10ChINPIR20DhINTMR1L0EhFTMR1H0FhOST1CON10hOST1CON10hOSSSPBUF13hSSSSPCON14hSSSSPCON14hSSTXREG19hSRCREG1AhSFCREG1AhSFADRESH1EhAIADCON01FhAICON20hGP20hGP20hG	CLATH NTCON PIE1 PIE2 PCON SCCON SCCON	8Ah 8Bh 8Ch 8Dh 8Eb	PCLATH INTCON EEDAT EEADR	10Ah 10Bh 10Ch	PCLATH INTCON	18Ah
INTCON         0Bh         IN           PIR1         0Ch         IN           PIR2         0Dh         IN           TMR1L         0Eh         F           TMR1H         0Fh         OS           T1CON         10h         OS           T1CON         10h         OS           SSPBUF         13h         SS           SSPCON         14h         SS           SSPCON         14h         SS           TXREG         19h         S           RCREG         1Ah         SF           RCREG         1Ah         SF           ADRESH         1Eh         AI           ADCON0         1Fh         AI           Q0h         G         P	VTCON PIE1 PIE2 PCON SCCON SCCON	8Bh 8Ch 8Dh 8Fh	INTCON EEDAT EEADR	10Bh 10Ch	INTCON	1001
PIR1         0Ch           PIR2         0Dh           TMR1L         0Eh         F           TMR1H         0Fh         0S           T1CON         10h         0S           T1CON         10h         0S           SSPBUF         13h         SS           SSPCON         14h         SS           SSPCON         14h         SS           SSPCON         14h         SS           SRCREG         18h         T           TXREG         19h         S           RCREG         1Ah         SF           ADRESH         1Eh         AI           ADCON0         1Fh         AI           Q0h         G         P	PIE1 PIE2 PCON SCCON SCCON	8Ch 8Dh 8Eb	EEDAT EEADR	10Ch		INRU
PIR2         0Dh           TMR1L         0Eh         F           TMR1H         0Fh         0S           T1CON         10h         0S           T1CON         10h         0S           SSPBUF         13h         SS           SSPCON         14h         SS           15h         V         16h           17h         WI         SS           RCSTA         18h         T           TXREG         19h         SF           RCREG         1Ah         SF           ADRESH         1Eh         AI           ADCON0         1Fh         AI           20h         G         P	PIE2 PCON SCCON SCTUNE	8Dh 8Eh	EEADR		EECON1	18Ch
TMR1L         0Eh         F           TMR1H         0Fh         0S           T1CON         10h         0S           11h         12h         12h           SSPBUF         13h         SS           SSPCON         14h         SS           16h         17h         Wi           RCSTA         18h         T           TXREG         19h         SF           RCREG         1Ah         SF           1Ch         10h         ADRESH           ADRESH         1Eh         AI           ADCON0         1Fh         AI           Q0h         G         P	PCON SCCON SCTUNE	8Fh		10Dh	EECON2 <sup>(1)</sup>	18Dh
TMR1H         0Fh         OS           T1CON         10h         OS           11h         12h         11h           SSPBUF         13h         SS           SSPCON         14h         SS           SSPCON         14h         SS           15h         W         16h           17h         WI         SS           RCSTA         18h         T           TXREG         19h         SS           RCREG         1Ah         SF           1Ch         1         Dh           ADRESH         1Eh         AI           ADCON0         1Fh         AI           20h         G         P	SCCON SCTUNE		EEDATH <sup>(3)</sup>	10Eh		18Eh
T1CON         10h         OS           11h         11h         12h           SSPBUF         13h         SS           SSPCON         14h         SS           15h         V         16h           17h         With         SS           RCSTA         18h         T           TXREG         19h         SF           RCREG         1Ah         SF           1Ch         12h         SF           ADRESH         1Eh         AI           ADCON0         1Fh         AI           20h         G         P	SCTUNE	8Fh	EEADRH <sup>(3)</sup>	10Fh		18Fh
11h           12h           SSPBUF         13h           SSPCON         14h           15h         V           16h         17h           TXREG         19h           SSRCEG         1Ah           1Bh         BA           1Ch         10h           ADRESH         1Eh           ADCON0         1Fh           ADCON0         1Fh		90h		110h		190h
12h           SSPBUF         13h         SS           SSPCON         14h         SS           15h         V           16h         1           17h         Wi           RCSTA         18h         T           TXREG         19h         S           RCREG         1Ah         SF           1Ch         1         BA           1Dh         1         AI           ADRESH         1Eh         AI           20h         G         P		91h		111h		191h
SSPBUF13hSSSSPCON14hSS15hV15h16h17hWIRCSTA18hTTXREG19hSSRCREG1AhSF1BhBA1Ch1DhADRESH1EhAIADCON01FhAI20hGP		92h		112h		192h
SSPCON14hSSSSPCON15hW15hW16h16h17hWIRCSTA18hTTXREG19hSFRCREG1AhSF1BhBA1Ch1DhADRESH1EhAIADCON01FhAI20hGP	PADD <sup>(2)</sup>	93h		113h		193h
15hV16h17h17hRCSTA18hTXREG19hSRCREG1AhSF1BhBA1Ch1DhADRESH1EhADCON01FhADCON01FhADCON01FhADCON01FhADCON0	SPSTAT	94h		114h		194h
16h17hRCSTA18hTXREG19hSRCREG1AhSF1BhBA1Ch1DhADRESH1EhADCON01FhAI20hGP	NPUA	95h	WPUB	115h		195h
17hWiRCSTA18hTTXREG19hSRCREG1AhSF1BhBA1Ch11Dh1ADRESH1EhAIADCON01FhAI20hGP	IOCA	96h	IOCB	116h		196h
RCSTA18hTTXREG19hSRCREG1AhSF1BhBA1Ch1Ch1DhADRESH1EhADCON01FhAI20hGP	DTCON	97h		117h		197h
TXREG19hSRCREG1AhSF1BhBA1Ch1Ch1Dh1DhADRESH1EhAIADCON01FhAI20hGP	TXSTA	98h	VRCON	118h		198h
RCREG1AhSF1BhBA1Ch1DhADRESH1EhADCON01FhADCON01FhQ0hGP	PBRG	99h	CM1CON0	119h		199h
1BhBA1Ch1Dh1Dh1DhADRESH1EhADCON01FhAI20hGP	PBRGH	9Ah	CM2CON0	11Ah		19Ah
1Ch1DhADRESH1EhADCON01FhAI20hGP	UDCTL	9Bh	CM2CON1	11Bh		19Bh
1DhADRESH1EhADCON01Fh20hGP		9Ch		11Ch		19Ch
ADRESH 1Eh Al ADCON0 1Fh Al 20h G P		9Dh		11Dh		19Dh
ADCON0 1Fh AI 20h G P	DRESL	9Eh	ANSEL	11Eh	SRCON	19Eh
20h G	DCON1	9Fh	ANSELH	11Fh		19Fh
P	eneral	A0h		120h		1A0h
	urpose		General			1
General R	egister		Purpose			1
Purpose 32	2 Bytes	BFh	80 Bytes			1
Register 48	3 Bytes	C0h	(PIC16F689			1
(PIC	C16F689		only)			1
96 Bytes	only)	EFh				1
ac	cesses	F0h	accesses	170h	accesses	1F0h
7Fh 70	Uh-7Fh	FFh	70h-7Fh	17Fh	70h-7Fh	1FFh
Bank 0 E	Bank 1		Bank 2		Bank 3	
<ul><li>Unimplemented data me</li><li>International of the second second</li></ul>		ons, read a	ıs '0'.			
2: Address 93h also acces	emory locati	P Mask (SS	PMSK) register u	nder certai	n conditions.	
See Registers 13-2 and	emory locati ses the SSF	ore details.				

Bank 0         00h       INDF       Addressing this location uses contents of FSR to address data memory (not a physical register)         01h       TMR0       Timer0 Module Register         02h       PCL       Program Counter's (PC) Least Significant Byte         03h       STATUS       IRP       RP1       RP0       TO       PD       Z       DC       C         04h       FSR       Indirect Data Memory Address Pointer	POR, BOR	Page								
00h       INDF       Addressing this location uses contents of FSR to address data memory (not a physical register)         01h       TMR0       Timer0 Module Register         02h       PCL       Program Counter's (PC) Least Significant Byte         03h       STATUS       IRP       RP1       RP0       TO       PD       Z       DC       C         04h       FSR       Indirect Data Memory Address Pointer										
01h       TMR0       Timer0 Module Register         02h       PCL       Program Counter's (PC) Least Significant Byte         03h       STATUS       IRP       RP1       RP0 $\overline{TO}$ $\overline{PD}$ Z       DC       C         04h       FSR       Indirect Data Memory Address Pointer       -       -       RA1       RA0         05h       PORTA <sup>(7)</sup> -       -       RA5       RA4       RA3       RA2       RA1       RA0         06h       PORTB <sup>(7)</sup> RB7       RB6       RB5       RB4       -       -       -       -         07h       PORTC <sup>(7)</sup> RC7       RC6       RC5       RC4       RC3       RC2       RC1       RC0         08h       -       Unimplemented       Unimplemented       -       -       -       -	Addressing this location uses contents of FSR to address data memory (not a physical register)									
O2h       PCL       Program Counter's (PC) Least Significant Byte         O3h       STATUS       IRP       RP1       RP0       TO       PD       Z       DC       C         O4h       FSR       Indirect Data Memory Address Pointer         O5h       PORTA <sup>(7)</sup> —       —       RA5       RA4       RA3       RA2       RA1       RA0         O6h       PORTB <sup>(7)</sup> RB7       RB6       RB5       RB4       —       —       —       —         07h       PORTC <sup>(7)</sup> RC7       RC6       RC5       RC4       RC3       RC2       RC1       RC0         08h       —       Unimplemented       Unimplemented       Unimplemented       Unimplemented       Unimplemented       Unimplemented	xxxx xxxx	79,200								
03h     STATUS     IRP     RP1     RP0     TO     PD     Z     DC     C       04h     FSR     Indirect Data Memory Address Pointer       05h     PORTA <sup>(7)</sup> —     —     RA5     RA4     RA3     RA2     RA1     RA0       06h     PORTB <sup>(7)</sup> RB7     RB6     RB5     RB4     —     —     —     —       07h     PORTC <sup>(7)</sup> RC7     RC6     RC5     RC4     RC3     RC2     RC1     RC0       08h     —     Unimplemented	0000 0000	43,200								
04h     FSR     Indirect Data Memory Address Pointer       05h     PORTA <sup>(7)</sup> —     —     RA5     RA4     RA3     RA2     RA1     RA0       06h     PORTB <sup>(7)</sup> RB7     RB6     RB5     RB4     —     —     —     —       07h     PORTC <sup>(7)</sup> RC7     RC6     RC5     RC4     RC3     RC2     RC1     RC0       08h     —     Unimplemented     —     —     —     —	0001 1xxx	35,200								
05h         PORTA <sup>(7)</sup> -         -         RA5         RA4         RA3         RA2         RA1         RA0           06h         PORTB <sup>(7)</sup> RB7         RB6         RB5         RB4         - <td>xxxx xxxx</td> <td>43,200</td>	xxxx xxxx	43,200								
O6h         PORTB <sup>(7)</sup> RB7         RB6         RB5         RB4         —         …	xx xxxx	57,200								
07h         PORTC <sup>(7)</sup> RC7         RC6         RC5         RC4         RC3         RC2         RC1         RC0           08h         —         Unimplemented	xxxx	67,200								
08h — Unimplemented	xxxx xxxx	74,200								
00h	—	—								
Unimpiementea	—	—								
OAh PCLATH — — Write Buffer for upper 5 bits of Program Counter	0 0000	43,200								
0Bh INTCON GIE PEIE TOIE INTE RABIE TOIF INTF RABIF <sup>(1)</sup>	0000 000x	37,200								
0Ch PIR1 — ADIF <sup>(4)</sup> RCIF <sup>(2)</sup> TXIF <sup>(2)</sup> SSPIF <sup>(5)</sup> CCP1IF <sup>(3)</sup> TMR2IF <sup>(3)</sup> TMR1IF	-000 0000	40,200								
ODh         PIR2         OSFIF         C2IF         C1IF         EEIF         —         #         #         #         #         #         #         #         #         #         #         #         #	0000	41,200								
0Eh TMR1L Holding Register for the Least Significant Byte of the 16-bit TMR1 Register	Holding Register for the Least Significant Byte of the 16-bit TMR1 Register xxxx xxxx									
0Fh TMR1H Holding Register for the Most Significant Byte of the 16-bit TMR1 Register	Holding Register for the Most Significant Byte of the 16-bit TMR1 Register xxxx xxxx									
10h T1CON T1GINV TMR1GE T1CKPS1 T1CKPS0 T1OSCEN T1SYNC TMR1CS TMR10N	0000 0000	87,200								
11h TMR2 <sup>(3)</sup> Timer2 Module Register	0000 0000	89,200								
12h T2CON <sup>(3)</sup> — TOUTPS3 TOUTPS2 TOUTPS1 TOUTPS0 TMR2ON T2CKPS1 T2CKPS0	-000 0000	90,200								
13h SSPBUF <sup>(5)</sup> Synchronous Serial Port Receive Buffer/Transmit Register	xxxx xxxx	178,200								
14h SSPCON <sup>(5, 6)</sup> WCOL SSPOV SSPEN CKP SSPM3 SSPM2 SSPM1 SSPM0	0000 0000	177,200								
15h CCPR1L <sup>(3)</sup> Capture/Compare/PWM Register 1 (LSB)	XXXX XXXX	126,200								
16h CCPR1H <sup>(3)</sup> Capture/Compare/PWM Register 1 (MSB)	xxxx xxxx	126,200								
17h CCP1CON <sup>(3)</sup> P1M1 P1M0 DC1B1 DC1B0 CCP1M3 CCP1M2 CCP1M1 CCP1M0	0000 0000	125,200								
18h RCSTA <sup>(2)</sup> SPEN RX9 SREN CREN ADDEN FERR OERR RX9D	0000 000x	158,200								
19h TXREG <sup>(2)</sup> EUSART Transmit Data Register	0000 0000	150								
1Ah RCREG <sup>(2)</sup> EUSART Receive Data Register	0000 0000	155								
1Bh — Unimplemented	_	_								
1Ch PWM1CON <sup>(3)</sup> PRSEN PDC6 PDC5 PDC4 PDC3 PDC2 PDC1 PDC0	0000 0000	143,200								
1Dh ECCPAS <sup>(3)</sup> ECCPASE ECCPAS2 ECCPAS1 ECCPAS0 PSSAC1 PSSAC0 PSSBD1 PSSBD0	0000 0000	140,200								
1Eh ADRESH <sup>(4)</sup> A/D Result Register High Byte	xxxx xxxx	113,200								
1Fh ADCON0 <sup>(4)</sup> ADFM VCFG CHS3 CHS2 CHS1 CHS0 GO/DONE ADON	0000 0000	111,200								

<b>FABLE 2-1:</b>	PIC16F631/677/685/687/689/690 SPECIAL FUNCTION REGISTERS SUMMARY BANK 0
-------------------	---

**Legend:** -= Unimplemented locations read as '0', u = unchanged, x = unknown, q = value depends on condition, shaded = unimplemented **Note 1:** MCLR and WDT Reset do not affect the previous value data latch. The RABIF bit will be cleared upon Reset but will set again if the

mismatch exists.

2: PIC16F687/PIC16F689/PIC16F690 only.

3: PIC16F685/PIC16F690 only.

4: PIC16F677/PIC16F685/PIC16F687/PIC16F689/PIC16F690 only.

5: PIC16F677/PIC16F687/PIC16F689/PIC16F690 only.

6: When SSPCON register bits SSPM<3:0> = 1001, any reads or writes to the SSPADD SFR address are accessed through the SSPMSK register. See Registers 13-2 and 13-3 for more detail.

7: Port pins with analog functions controlled by the ANSEL and ANSELH registers will read '0' immediately after a Reset even though the data latches are either undefined (POR) or unchanged (other Resets).

Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Page
Bank 1											
80h	INDF	Addressing	this location	n uses conte	ents of FSR	to address c	ata memory	(not a physic	cal register)	xxxx xxxx	43,200
81h	OPTION_REG	RABPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111	36,200
82h	PCL	Program C	ounter's (PC	C) Least Sig	nificant Byte	)				0000 0000	43,200
83h	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	35,200
84h	FSR	Indirect Dat	ta Memory A	Address Poi	nter					xxxx xxxx	43,200
85h	TRISA	-	-	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	11 1111	57,200
86h	TRISB	TRISB7	TRISB6	TRISB5	TRISB4	—	_	_	—	1111	68,201
87h	TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	1111 1111	74,200
88h	—	Unimpleme	nted							—	—
89h	—	Unimpleme	nted							—	—
8Ah	PCLATH	—	—	—	Write Buffe	er for the upp	per 5 bits of t	he Program	Counter	0 0000	43,200
8Bh	INTCON	GIE	PEIE	TOIE	INTE	RABIE	T0IF	INTF	RABIF <sup>(1)</sup>	0000 000x	37,200
8Ch	PIE1	—	ADIE <sup>(4)</sup>	RCIE <sup>(2)</sup>	TXIE <sup>(2)</sup>	SSPIE <sup>(5)</sup>	CCP1IE <sup>(3)</sup>	TMR2IE <sup>(3)</sup>	TMR1IE	-000 0000	38,201
8Dh	PIE2	OSFIE	C2IE	C1IE	EEIE	—			_	0000	39,201
8Eh	PCON	—	—	ULPWUE	SBOREN	—		POR	BOR	01qq	42,201
8Fh	OSCCON	—	IRCF2	IRCF1	IRCF0	OSTS	HTS	LTS	SCS	-110 q000	46,201
90h	OSCTUNE	—	—	—	TUN4	TUN3	TUN2	TUN1	TUN0	0 0000	50,201
91h	_	Unimpleme	nted							_	_
92h	PR2 <sup>(3)</sup>	Timer2 Per	iod Register							1111 1111	89,201
93h	SSPADD <sup>(5,7)</sup>	Synchrono	us Serial Po	rt (l <sup>2</sup> C mode	e) Address I	Register				0000 0000	184,201
93h	SSPMSK <sup>(5,7)</sup>	MSK7	MSK6	MSK5	MSK4	MSK3	MSK2	MSK1	MSK0	1111 1111	187,201
94h	SSPSTAT <sup>(5)</sup>	SMP	CKE	D/A	Р	S	R/W	UA	BF	0000 0000	176,201
95h	WPUA <sup>(6)</sup>	_	_	WPUA5	WPUA4	_	WPUA2	WPUA1	WPUA0	11 -111	60,201
96h	IOCA	—	_	IOCA5	IOCA4	IOCA3	IOCA2	IOCA1	IOCA0	00 0000	60,201
97h	WDTCON	_	—	_	WDTPS3	WDTPS2	WDTPS1	WDTPS0	SWDTEN	0 1000	208,201
98h	TXSTA <sup>(2)</sup>	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	0000 0010	157,201
99h	SPBRG <sup>(2)</sup>	BRG7	BRG6	BRG5	BRG4	BRG3	BRG2	BRG1	BRG0	0000 0000	160,201
9Ah	SPBRGH(2)	BRG15	BRG14	BRG13	BRG12	BRG11	BRG10	BRG9	BRG8	0000 0000	160,201
9Bh	BAUDCTL <sup>(2)</sup>	ABDOVF	RCIDL	_	SCKP	BRG16	_	WUE	ABDEN	01-0 0-00	159,201
9Ch	_	Unimpleme	nted		•	•			•	_	—
9Dh	—	Unimpleme	nted							_	—
9Eh	ADRESL <sup>(4)</sup>	A/D Result	Register Lo	w Byte						xxxx xxxx	113,201
9Fh	ADCON1 <sup>(4)</sup>	_	ADCS2	ADCS1	ADCS0	_	_	_	_	-000	112,201

### TABLE 2-2: PIC16F631/677/685/687/689/690 SPECIAL FUNCTION REGISTERS SUMMARY BANK 1

Legend: -= Unimplemented locations read as '0', u = unchanged, x = unknown, q = value depends on condition, shaded = unimplemented Note 1: MCLR and WDT Reset do not affect the previous value data latch. The RABIF bit will be cleared upon Reset but will set again if the mismatch exists.

**2:** PIC16F687/PIC16F689/PIC16F690 only.

EIGENERS//PIC16F689/PIC1
 BIC16F685/PIC16F690 only.
 PIC16F677/PIC16F697 (PIC16F697 (PIC16F697

4: PIC16F677/PIC16F685/PIC16F687/PIC16F689/PIC16F690 only.

5: PIC16F677/PIC16F687/PIC16F689/PIC16F690 only.

6: RA3 pull-up is enabled when pin is configured as MCLR in Configuration Word.

7: Accessible only when SSPCON register bits SSPM<3:0> = 1001.

# 3.0 OSCILLATOR MODULE (WITH FAIL-SAFE CLOCK MONITOR)

### 3.1 Overview

The Oscillator module has a wide variety of clock sources and selection features that allow it to be used in a wide range of applications while maximizing performance and minimizing power consumption. Figure 3-1 illustrates a block diagram of the Oscillator module.

Clock sources can be configured from external oscillators, quartz crystal resonators, ceramic resonators and Resistor-Capacitor (RC) circuits. In addition, the system clock source can be configured from one of two internal oscillators, with a choice of speeds selectable via software. Additional clock features include:

- Selectable system clock source between external or internal via software.
- Two-Speed Start-up mode, which minimizes latency between external oscillator start-up and code execution.
- Fail-Safe Clock Monitor (FSCM) designed to detect a failure of the external clock source (LP, XT, HS, EC or RC modes) and switch automatically to the internal oscillator.

The Oscillator module can be configured in one of eight clock modes.

- 1. EC External clock with I/O on OSC2/CLKOUT.
- 2. LP 32 kHz Low-Power Crystal mode.
- 3. XT Medium Gain Crystal or Ceramic Resonator Oscillator mode.
- 4. HS High Gain Crystal or Ceramic Resonator mode.
- 5. RC External Resistor-Capacitor (RC) with Fosc/4 output on OSC2/CLKOUT.
- 6. RCIO External Resistor-Capacitor (RC) with I/O on OSC2/CLKOUT.
- 7. INTOSC Internal oscillator with Fosc/4 output on OSC2 and I/O on OSC1/CLKIN.
- 8. INTOSCIO Internal oscillator with I/O on OSC1/CLKIN and OSC2/CLKOUT.

Clock Source modes are configured by the FOSC<2:0> bits in the Configuration Word register (CONFIG). The internal clock can be generated from two internal oscillators. The HFINTOSC is a calibrated highfrequency oscillator. The LFINTOSC is an uncalibrated low-frequency oscillator.



### FIGURE 3-1: SIMPLIFIED PIC<sup>®</sup> MCU CLOCK SOURCE BLOCK DIAGRAM

R/W-1	R/W-1	R/W-	1 I	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1					
RABPU	INTEDG	TOCS	3	TOSE	PSA	PS2	PS1	PS0					
bit 7			-			·		bit 0					
Legend:													
R = Readable	bit	W = Writ	able bit		U = Unimple	mented bit, rea	d as '0'						
-n = Value at F	POR	'1' = Bit i	s set		'0' = Bit is cle	eared	x = Bit is unki	nown					
bit 7	RABPU: POF	RTA/PORT	B Pull-up	Enable b	it								
	1 = Pull-ups o	n PORTA	/PORTB a	are disable	ed								
	0 = Pull-ups c	n PORTA	/PORTB a	are disable	ed by individu	al WPUAx con	trol bits						
bit 6	INTEDG: Inte	rrupt Edg	e Select b	oit									
	1 = Interrupt of	1 = Interrupt on rising edge of INT pin											
	0 = Interrupt o	on falling e	edge of IN	IT pin									
bit 5	TOCS: TMR0	Clock So	urce Sele	ct bit									
	1 = Transition on T0CKI pin												
	0 = Internal in	struction	cycle cloc	k (Fosc/4	)								
bit 4	TOSE: TMR0	Source E	dge Selec	ct bit									
	1 = Increment	t on high-t	o-low trar	nsition on	T0CKI pin								
	0 = Increment	t on low-to	o-high trar	nsition on	T0CKI pin								
bit 3	PSA: Prescal	er Assign	ment bit										
	1 = Prescaler	is assign	ed to the	WDT									
	0 = Prescaler	is assign	ed to the	Timer0 mo	odule								
bit 2-0	<b>PS&lt;2:0&gt;:</b> Pre	scaler Ra	te Select	bits									
	BIT	VALUE T	IR0 RATE	WDT RAT	E								
	0	00	1:2	1:1									
	0	01	1:4	1:2									
	0	10	1:8	1:4									
	0	11	1:16	1:8									
	1	00	1:32	1:16									
	1	10	1:64	1:32									
	1	11	1.120	1:04									
	1	1 I I	1.200	1.120									

### **REGISTER 5-1: OPTION\_REG: OPTION REGISTER**

Note 1: A dedicated 16-bit WDT postscaler is available. See Section 14.5 "Watchdog Timer (WDT)" for more information.

#### TABLE 5-1: SUMMARY OF REGISTERS ASSOCIATED WITH TIMER0

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Valu POR,	e on BOR	Valu all o Res	e on other sets
INTCON	GIE	PEIE	TOIE	INTE	RABIE	T0IF	INTF	RABIF	0000	0000	0000	0000
OPTION_REG	RABPU	INTEDG	TOCS	T0SE	PSA	PS2	PS1	PS0	1111	1111	1111	1111
TMR0	Timer0 N	Timer0 Module Register xxxx xxxx u										uuuu
TRISA	_	_	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	11	1111	11	1111

**Legend:** -= Unimplemented locations, read as '0', u = unchanged, x = unknown. Shaded cells are not used by the Timer0 module.

### TABLE 9-1:ADC CLOCK PERIOD (TAD) VS. DEVICE OPERATING FREQUENCIES (VDD $\geq$ 3.0V,<br/>VREF $\geq$ 2.5V)

ADC Clock	Period (TAD)	Device Frequency (Fosc)					
ADC Clock Source	ADCS<2:0>	20 MHz	8 MHz	4 MHz	1 MHz		
Fosc/2	000	100 ns <sup>(2)</sup>	250 ns <sup>(2)</sup>	500 ns <sup>(2)</sup>	2.0 μs		
Fosc/4	100	200 ns <sup>(2)</sup>	500 ns <sup>(2)</sup>	1.0 μs <sup>(2)</sup>	4.0 μs		
Fosc/8	001	400 ns <sup>(2)</sup>	1.0 μs <sup>(2)</sup>	2.0 μs	8.0 μs <sup>(3)</sup>		
Fosc/16	101	800 ns <sup>(2)</sup>	2.0 μs	4.0 μs	16.0 μs <b>(3)</b>		
Fosc/32	010	1.6 μs	4.0 μs	8.0 μs <sup>(3)</sup>	32.0 μs <b><sup>(3)</sup></b>		
Fosc/64	110	3.2 μs	8.0 μs <sup>(3)</sup>	16.0 μs <b><sup>(3)</sup></b>	64.0 μs <sup>(3)</sup>		
FRC	x11	2-6 μs <sup>(1,4)</sup>	2-6 μs <sup>(1,4)</sup>	2-6 μs <sup>(1,4)</sup>	2-6 μs <sup>(1,4)</sup>		

Legend: Shaded cells are outside of recommended range.

- **Note 1:** The FRC source has a typical TAD time of 4  $\mu$ s for VDD > 3.0V.
  - 2: These values violate the minimum required TAD time.
  - **3:** For faster conversion times, the selection of another clock source is recommended.
  - 4: When the device frequency is greater than 1 MHz, the FRC clock source is only recommended if the conversion will be performed during Sleep.

### FIGURE 9-2: ANALOG-TO-DIGITAL CONVERSION TAD CYCLES



### 9.1.5 INTERRUPTS

The ADC module allows for the ability to generate an interrupt upon completion of an Analog-to-Digital conversion. The ADC interrupt flag is the ADIF bit in the PIR1 register. The ADC interrupt enable is the ADIE bit in the PIE1 register. The ADIF bit must be cleared in software.

Note:	The ADIF bit is set at the completion of
	every conversion, regardless of whether
	or not the ADC interrupt is enabled.

This interrupt can be generated while the device is operating or while in Sleep. If the device is in Sleep, the interrupt will wake-up the device. Upon waking from Sleep, the next instruction following the SLEEP instruction is always executed. If the user is attempting to wake-up from Sleep and resume in-line code execution, the global interrupt must be disabled. If the global interrupt is enabled, execution will switch to the interrupt service routine. Please see **Section 9.1.5** "Interrupts" for more information.

#### 10.1.4 READING THE FLASH PROGRAM MEMORY (PIC16F685/PIC16F689/ PIC16F690)

To read a program memory location, the user must write the Least and Most Significant address bits to the EEADR and EEADRH registers, set the EEPGD control bit of the EECON1 register, and then set control bit RD. Once the read control bit is set, the program memory Flash controller will use the second instruction cycle to read the data. This causes the second instruction immediately following the "BSF EECON1, RD" instruction to be ignored. The data is available in the very next cycle, in the EEDAT and EEDATH registers; therefore, it can be read as two bytes in the following instructions. EEDAT and EEDATH registers will hold this value until another read or until it is written to by the user.

- Note 1: The two instructions following a program memory read are required to be NOPS. This prevents the user from executing a 2-cycle instruction on the next instruction after the RD bit is set.
  - If the WR bit is set when EEPGD = 1, it will be immediately reset to '0' and no operation will take place.

### EXAMPLE 10-3: FLASH PROGRAM READ

	BANKSEL	EEADR		;
	MOVF	MS_PROG_EE_ADDR, W		;
	MOVWF	EEADRH		;MS Byte of Program Address to read
	MOVF	LS_PROG_EE_ADDR, W		;
	MOVWF	EEADR		;LS Byte of Program Address to read
	BANKSEL	EECON1	;	
	BSF	EECON1, EEPGD		;Point to PROGRAM memory
<b>7</b> 8	BSF	EECON1, RD		;EE Read
enc				
edr	NOP			;First instruction after BSF EECON1,RD executes normally
ഹയ്				
	NOP			;Any instructions here are ignored as program
				;memory is read in second cycle after BSF EECON1,RD
;				
	BANKSEL	EEDAT	;	
	MOVF	EEDAT, W		;W = LS Byte of Program Memory
	MOVWF	LOWPMBYTE		;
	MOVF	EEDATH, W		;W = MS Byte of Program EEDAT
	MOVWF	HIGHPMBYTE		;
	BANKSEL	0x00	;Bar	nk 0

### 11.4.6 PROGRAMMABLE DEAD-BAND DELAY MODE

In Half-Bridge applications where all power switches are modulated at the PWM frequency, the power switches normally require more time to turn off than to turn on. If both the upper and lower power switches are switched at the same time (one turned on, and the other turned off), both switches may be on for a short period of time until one switch completely turns off. During this brief interval, a very high current (*shoot-through current*) will flow through both power switches, shorting the bridge supply. To avoid this potentially destructive shoot-through current from flowing during switching, turning on either of the power switches is normally delayed to allow the other switch to completely turn off.

In Half-Bridge mode, a digitally programmable deadband delay is available to avoid shoot-through current from destroying the bridge power switches. The delay occurs at the signal transition from the non-active state to the active state. See Figure 11-8 for illustration. The lower seven bits of the associated PWM1CON register (Register 11-3) sets the delay period in terms of microcontroller instruction cycles (TcY or 4 Tosc).

### FIGURE 11-17: EXAMPLE OF HALF-BRIDGE PWM OUTPUT



### FIGURE 11-18: EXAMPLE OF HALF-BRIDGE APPLICATIONS







### 14.0 SPECIAL FEATURES OF THE CPU

The PIC16F631/677/685/687/689/690 have a host of features intended to maximize system reliability, minimize cost through elimination of external components, provide power saving features and offer code protection.

These features are:

- Reset
  - Power-on Reset (POR)
  - Power-up Timer (PWRT)
  - Oscillator Start-up Timer (OST)
  - Brown-out Reset (BOR)
- Interrupts
- Watchdog Timer (WDT)
- Oscillator selection
- Sleep
- Code protection
- ID Locations
- In-Circuit Serial Programming

The PIC16F631/677/685/687/689/690 have two timers that offer necessary delays on power-up. One is the Oscillator Start-up Timer (OST), intended to keep the chip in Reset until the crystal oscillator is stable. The other is the Power-up Timer (PWRT), which provides a fixed delay of 64 ms (nominal) on power-up only, designed to keep the part in Reset while the power supply stabilizes. There is also circuitry to reset the device if a brown-out occurs, which can use the Power-up Timer to provide at least a 64 ms Reset. With these three functions-on-chip, most applications need no external Reset circuitry.

The Sleep mode is designed to offer a very low-current Power-down mode. The user can wake-up from Sleep through:

- External Reset
- Watchdog Timer Wake-up
- An interrupt

Several oscillator options are also made available to allow the part to fit the application. The INTOSC option saves system cost while the LP crystal option saves power. A set of Configuration bits are used to select various options (see Register 14-2).

### 14.1 Configuration Bits

The Configuration bits can be programmed (read as '0'), or left unprogrammed (read as '1') to select various device configurations as shown in Register 14-2. These bits are mapped in program memory location 2007h.

Note: Address 2007h is beyond the user program memory space. It belongs to the special configuration memory space (2000h-3FFFh), which can be accessed only during programming. See "PIC12F6XX/16F6XX Memory Programming Specification" (DS41204) for more information.



### FIGURE 14-5: TIME-OUT SEQUENCE ON POWER-UP (DELAYED MCLR): CASE 2



### FIGURE 14-6: TIME-OUT SEQUENCE ON POWER-UP (MCLR WITH VDD)



© 2005-2015 Microchip Technology Inc.

U-0	U-0	U-0	R/W-0	R/W-1	R/W-0	R/W-0	R/W-0				
_			WDTPS3	WDTPS2	WDTPS1	WDTPS0	SWDTEN <sup>(1)</sup>				
bit 7	·			•			bit 0				
L											
Legend:											
R = Readable bit W = Writ			bit	U = Unimpler	iented bit, read as '0'						
-n = Value at	POR	'1' = Bit is se	t	'0' = Bit is cle	ared	x = Bit is unknown					
bit 7-5	Unimplemer	nted: Read as	0'								
bit 4-1	WDTPS<3:0	>: Watchdog T	imer Period Se	elect bits							
	Bit Value = F	Prescale Rate									
	0000 = 1:32	2									
	0001 = 1:64	1									
	0010 = 1:12	28									
	0011 = 1:25	56									
	0100 = 1:512 (Reset value)										
	0101 = 1:1024										
	0110 = 1:20	048									
	0111 = 1:40	096									
	1000 = 1:81	192									
	1001 = 1:16	6384									
	1010 = 1:32768										
	1011 = 1:65	0536									
	1100 = rese	erved									
	1101 = 1050	arved									
	1110 = 1050	arved									
					L ·· (1)						
Dit U	SWDIEN: Software Enable or Disable the Watchdog Timer bit'										
	1 = WDT is to	urned on									
	0 = WDI is to	urned off (Rese	et value)								
Note 1: If	WDTE Configu	uration bit = $1$ ,	then WDT is	always enable	ed, irrespective	of this contro	I bit. If WDTE				

### REGISTER 14-2: WDTCON: WATCHDOG TIMER CONTROL REGISTER

**Note 1:** If WDTE Configuration bit = 1, then WDT is always enabled, irrespective of this control bit. If WDTE Configuration bit = 0, then it is possible to turn WDT on/off with this control bit.

### TABLE 14-8: SUMMARY OF WATCHDOG TIMER REGISTER

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
CONFIG <sup>(1)</sup>	CPD	CP	MCLRE	PWRTE	WDTE	FOSC2	FOSC1	FOSC0	-	_
OPTION_REG	RABPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
WDTCON	_	—		WDTPS3	WDTPS2	WSTPS1	WDTPS0	SWDTEN	0 1000	0 1000

Legend: Shaded cells are not used by the Watchdog Timer.

Note 1: See Register 14-1 for operation of all Configuration Word register bits.

### 14.6 Power-Down Mode (Sleep)

The Power-Down mode is entered by executing a  $\ensuremath{\mathtt{SLEEP}}$  instruction.

If the Watchdog Timer is enabled:

- WDT will be cleared but keeps running.
- PD bit in the STATUS register is cleared.
- TO bit is set.
- Oscillator driver is turned off.
- I/O ports maintain the status they had before SLEEP was executed (driving high, low or highimpedance).

For lowest current consumption in this mode, all I/O pins should be either at VDD or Vss, with no external circuitry drawing current from the I/O pin and the comparators and CVREF should be disabled. I/O pins that are highimpedance inputs should be pulled high or low externally to avoid switching currents caused by floating inputs. The T0CKI input should also be at VDD or Vss for lowest current consumption. The contribution from on-chip pullups on PORTA should be considered.

The  $\overline{\text{MCLR}}$  pin must be at a logic high level.

Note: It should be noted that a Reset generated by a WDT time-out does not drive MCLR pin low.

### 14.6.1 WAKE-UP FROM SLEEP

The device can wake-up from Sleep through one of the following events:

- 1. External Reset input on  $\overline{\text{MCLR}}$  pin.
- 2. Watchdog Timer Wake-up (if WDT was enabled).
- 3. Interrupt from RA2/INT pin, PORTA change or a peripheral interrupt.

The first event will cause a device Reset. The two latter events are considered a continuation of program execution. The TO and PD bits in the STATUS register can be used to determine the cause of device Reset. The PD bit, which is set on power-up, is cleared when Sleep is invoked. TO bit is cleared if WDT Wake-up occurred.

The following peripheral interrupts can wake the device from Sleep:

- 1. TMR1 interrupt. Timer1 must be operating as an asynchronous counter.
- 2. ECCP Capture mode interrupt.
- 3. A/D conversion (when A/D clock source is FRC).
- 4. EEPROM write operation completion.
- 5. Comparator output changes state.
- 6. Interrupt-on-change.
- 7. External Interrupt from INT pin.
- 8. EUSART Break detect, I<sup>2</sup>C slave.

Other peripherals cannot generate interrupts since during Sleep, no on-chip clocks are present.

When the SLEEP instruction is being executed, the next instruction (PC + 1) is prefetched. For the device to wake-up through an interrupt event, the corresponding interrupt enable bit must be set (enabled). Wake-up occurs regardless of the state of the GIE bit. If the GIE bit is clear (disabled), the device continues execution at the instruction after the SLEEP instruction. If the GIE bit is set (enabled), the device executes the instruction after the SLEEP instruction, then branches to the interrupt address (0004h). In cases where the execution of the instruction following SLEEP is not desirable, the user should have a NOP after the SLEEP instruction.

Note:	If the global interrupts are disabled (GIE is					
	cleared), but any interrupt source has both					
	its interrupt enable bit and the					
	corresponding interrupt flag bits set, the					
	device will immediately wake-up from					
	Sleep. The SLEEP instruction is completely					
	executed.					

The WDT is cleared when the device wakes up from Sleep, regardless of the source of wake-up.

### 14.6.2 WAKE-UP USING INTERRUPTS

When global interrupts are disabled (GIE cleared) and any interrupt source has both its interrupt enable bit and interrupt flag bit set, one of the following will occur:

- If the interrupt occurs before the execution of a SLEEP instruction, the SLEEP instruction will complete as a NOP. Therefore, the WDT and WDT prescaler and postscaler (if enabled) will not be cleared, the TO bit will not be set and the PD bit will not be cleared.
- If the interrupt occurs during or after the execution of a SLEEP instruction, the device will immediately wake-up from Sleep. The SLEEP instruction will be completely executed before the wake-up. Therefore, the WDT and WDT prescaler and postscaler (if enabled) will be cleared, the TO bit will be set and the PD bit will be cleared.

Even if the flag bits were checked before executing a SLEEP instruction, it may be possible for flag bits to become set before the SLEEP instruction completes. To determine whether a SLEEP instruction executed, test the PD bit. If the PD bit is set, the SLEEP instruction was executed as a NOP.

To ensure that the WDT is cleared, a CLRWDT instruction should be executed before a SLEEP instruction.

### FIGURE 17-8: TIMER0 AND TIMER1 EXTERNAL CLOCK TIMINGS



### TABLE 17-5: TIMER0 AND TIMER1 EXTERNAL CLOCK REQUIREMENTS

Param No.         Sym.         Characteristic         Min.         Typ†         Max.         Units         Con           40*         Tr0H         T0CKI High Pulse Width         No Prescaler         0.5 TcY + 20           ns           41*         Tr0L         T0CKI Low Pulse Width         No Prescaler         0.5 TcY + 20           ns           41*         Tr0L         T0CKI Low Pulse Width         No Prescaler         0.5 TcY + 20           ns           41*         Tr0L         T0CKI Period         No Prescaler         0.5 TcY + 20           ns            42*         Tr0P         T0CKI Period         Synchronous, No Prescaler         0.5 TcY + 20           ns         N = presc(2, 4,,           45*         T1H         T1CKI High         Synchronous, No Prescaler         0.5 TcY + 20           ns           46*         T1L         T1CKI Low         Synchronous, No Prescaler         0.5 TcY + 20           ns           46*         T1L         T1CKI Low         Synchronous, No Prescaler         0.5 TcY + 20           ns	
40*         Tr0H         TOCKI High Pulse Width         No Prescaler         0.5 TcY + 20           ns           41*         Tr0L         TOCKI Low Pulse Width         No Prescaler         10           ns           41*         Tr0L         TOCKI Low Pulse Width         No Prescaler         0.5 TcY + 20           ns           41*         Tr0L         TOCKI Low Pulse Width         No Prescaler         0.5 TcY + 20           ns           42*         Tr0P         TOCKI Period         Greater of: 20 or TcY + 40 N           ns         N = pres           45*         Tr1H         T1CKI High Time         Synchronous, No Prescaler         0.5 TcY + 20           ns           46*         Tr1L         T1CKI Low Time         Synchronous, No Prescaler         0.5 TcY + 20           ns           46*         T1L         T1CKI Low Time         Synchronous, No Prescaler         0.5 TcY + 20           ns           46*         T1L         T1CKI Low Time         Synchronous, No Prescaler         0.5 TcY + 20           ns           Asynchronous, <th>litions</th>	litions
With Prescaler         10          ns           41*         TTOL         TOCKI Low Pulse Width         No Prescaler         0.5 TCY + 20           ns           42*         TTOP         TOCKI Period         With Prescaler         10           ns           42*         TTOP         TOCKI Period         Greater of: 20 or TCY + 40 N           ns         N = presc (2, 4,,           45*         TT1H         T1CKI High Time         Synchronous, No Prescaler         0.5 TCY + 20           ns           46*         TT1L         T1CKI Low Time         Synchronous, No Prescaler         0.5 TCY + 20           ns           46*         TT1L         T1CKI Low Time         Synchronous, No Prescaler         0.5 TCY + 20           ns           46*         TT1L         T1CKI Low Time         Synchronous, No Prescaler         0.5 TCY + 20           ns           47*         TT1P         T1CKI Input         Synchronous         30           ns	
41*         TTOL         TOCKI Low Pulse Width         No Prescaler         0.5 TCY + 20           ns           42*         TTOP         TOCKI Period         With Prescaler         10           ns         10           42*         TTOP         TOCKI Period         Greater of: 20 or TCY + 40 N           ns         N = presc (2, 4,,           45*         TT1H         T1CKI High Time         Synchronous, No Prescaler         0.5 TCY + 20           ns           45*         TT1H         T1CKI Low Time         Synchronous, No Prescaler         0.5 TCY + 20           ns           46*         TT1L         T1CKI Low Time         Synchronous, No Prescaler         0.5 TCY + 20           ns           46*         TT1L         T1CKI Low Time         Synchronous, No Prescaler         0.5 TCY + 20           ns           46*         TT1L         T1CKI Low Time         Synchronous, No Prescaler         0.5 TCY + 20           ns           47*         TT1P         T1CKI Input         Synchronous         30           ns	
With Prescaler         10          ns           42*         TTOP         TOCKI Period         Greater of: 20 or TCY + 40 N          ns         N = pres (2, 4,, N           45*         TT1H         T1CKI High Time         Synchronous, No Prescaler         0.5 TCY + 20           ns            45*         TT1H         T1CKI High Time         Synchronous, No Prescaler         0.5 TCY + 20           ns            46*         TT1L         T1CKI Low Time         Synchronous, No Prescaler         0.5 TCY + 20           ns            46*         TT1L         T1CKI Low Time         Synchronous, No Prescaler         0.5 TCY + 20           ns            46*         TT1L         T1CKI Low Time         Synchronous, No Prescaler         0.5 TCY + 20           ns            47*         TT1P         T1CKI Input         Synchronous         30           ns           47*         TT1P         T1CKI Input         Synchronous         Greater of:           ns         N = prescaler	
42*TTOPTOCKI PeriodGreater of: $20 \text{ or } \frac{\text{TCY} + 40}{\text{N}}$ nsN = pres (2, 4,,45*TT1HT1CKI High TimeSynchronous, No Prescaler $0.5 \text{ TCY} + 20$ ns46*TT1LT1CKI Low TimeSynchronous, No Prescaler $0.5 \text{ TCY} + 20$ ns46*TT1LT1CKI Low TimeSynchronous, No Prescaler $0.5 \text{ TCY} + 20$ ns46*TT1LT1CKI Low TimeSynchronous, No Prescaler $0.5 \text{ TCY} + 20$ ns47*TT1PT1CKI InputSynchronous $30$ ns47*TT1PT1CKI InputSynchronousGreater of:ns	
45*         TT1H         T1CKI High Time         Synchronous, No Prescaler         0.5 TCY + 20           ns           45*         Time         Synchronous, with Prescaler         15           ns           46*         TT1L         T1CKI Low Time         Synchronous, No Prescaler         0.5 TCY + 20           ns           46*         TT1L         T1CKI Low Time         Synchronous, No Prescaler         0.5 TCY + 20           ns           46*         TT1L         T1CKI Low Time         Synchronous, No Prescaler         0.5 TCY + 20           ns           47*         TT1P         T1CKI Input         Synchronous         30           ns           47*         TT1P         T1CKI Input         Synchronous         Greater of:          ns         N = prescaler	cale value 256)
Time         Synchronous, with Prescaler         15          ns           46*         TT1L         T1CKI Low Time         Synchronous, No Prescaler         0.5 TcY + 20          ns           46*         TT1L         T1CKI Low Time         Synchronous, No Prescaler         0.5 TcY + 20          ns           47*         TT1P         T1CKI Input         Synchronous         30           ns           47*         TT1P         T1CKI Input         Synchronous         Greater of:          ns         N = pres	
Asynchronous         30          ns           46*         TT1L         T1CKI Low Time         Synchronous, No Prescaler         0.5 TCY + 20           ns           Synchronous, No Prescaler         0.5 TCY + 20           ns            With Prescaler         30           ns             47*         TT1P         T1CKI Input         Synchronous         Greater of:           ns	
46*         TT1L         T1CKI Low Time         Synchronous, No Prescaler         0.5 TCY + 20         —         —         ns           46*         Time         Synchronous, No Prescaler         15         —         —         ns           47*         TT1P         T1CKI Input         Synchronous         30         —         —         ns           47*         TT1P         T1CKI Input         Synchronous         Greater of:         —         —         ns	
Time         Synchronous, with Prescaler         15         —         —         ns           47*         T⊤1P         T1CKI Input         Synchronous         30         —         —         ns	
Asynchronous         30          ns           47*         TT1P         T1CKI Input         Synchronous         Greater of:          ns         N = pres	
47* TT1P T1CKI Input Synchronous Greater of: — — ns N = pres	
Period         30 or TCY + 40 N         (1, 2, 4,	cale value 3)
Asynchronous 60 — — ns	
48     FT1     Timer1 Oscillator Input Frequency Range (oscillator enabled by setting bit T1OSCEN)     —     32.768     —     kHz	
49* TCKEZTMR1 Delay from External Clock Edge to Timer 2 Tosc - 7 Tosc - Timers in mode	ı Sync

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.











FIGURE 18-29: VOH vs. IOH OVER TEMPERATURE (VDD = 5.0V)



#### Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

### QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

#### Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, flexPWR, JukeBlox, KEELOQ, KEELOQ logo, Kleer, LANCheck, MediaLB, MOST, MOST logo, MPLAB, OptoLyzer, PIC, PICSTART, PIC<sup>32</sup> logo, RightTouch, SpyNIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

The Embedded Control Solutions Company and mTouch are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, ECAN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, KleerNet, KleerNet logo, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, RightTouch logo, REAL ICE, SQI, Serial Quad I/O, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademarks of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2005-2015, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-63277-235-0

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEEL0Q® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and mulfacture of development systems is ISO 9001:2000 certified.