# E·XFL



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	20MHz
Connectivity	I <sup>2</sup> C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, WDT
Number of I/O	18
Program Memory Size	3.5KB (2K x 14)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	128 × 8
Voltage - Supply (Vcc/Vdd)	2V ~ 5.5V
Data Converters	A/D 12x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Through Hole
Package / Case	20-DIP (0.300", 7.62mm)
Supplier Device Package	20-PDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f687-e-p

Email: info@E-XFL.COM


Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## 1.0 DEVICE OVERVIEW

The PIC16F631/677/685/687/689/690 devices are covered by this data sheet. They are available in 20-pin PDIP, SOIC, TSSOP and QFN packages.

Block Diagrams and pinout descriptions of the devices are as follows:

- PIC16F631 (Figure 1-1, Table 1-1)
- PIC16F677 (Figure 1-2, Table 1-2)
- PIC16F685 (Figure 1-3, Table 1-3)
- PIC16F687/PIC16F689 (Figure 1-4, Table 1-4)
- PIC16F690 (Figure 1-5, Table 1-5)



#### TABLE 1-1: PINOUT DESCRIPTION – PIC16F631

Name Fund		Input Type	Output Type	Description
RA0/C1IN+/ICSPDAT/ULPWU	RA0	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on-change Individually enabled pull-up.
	C1IN+	AN	—	Comparator C1 non-inverting input.
	ICSPDAT	ST	CMOS	ICSP™ Data I/O.
	ULPWU	AN		Ultra Low-Power Wake-up input.
RA1/C12IN0-/ICSPCLK	RA1	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on-change Individually enabled pull-up.
	C12IN0-	AN	_	Comparator C1 or C2 inverting input.
	ICSPCLK	ST	—	ICSP™ clock.
RA2/T0CKI/INT/C1OUT	RA2	ST	CMOS	General purpose I/O. Individually controlled interrupt-on-change Individually enabled pull-up.
	T0CKI	ST	—	Timer0 clock input.
	INT	ST	—	External interrupt pin.
	C10UT		CMOS	Comparator C1 output.
RA3/MCLR/Vpp	RA3	TTL	—	General purpose input. Individually controlled interrupt-on- change.
	MCLR	ST	_	Master Clear with internal pull-up.
	VPP	ΗV	_	Programming voltage.
RA4/T1G/OSC2/CLKOUT	RA4	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on-change Individually enabled pull-up.
	T1G	ST	—	Timer1 gate input.
	OSC2	—	XTAL	Crystal/Resonator.
	CLKOUT	_	CMOS	Fosc/4 output.
RA5/T1CKI/OSC1/CLKIN	RA5	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on-change Individually enabled pull-up.
	T1CKI	ST	—	Timer1 clock input.
	OSC1	XTAL	_	Crystal/Resonator.
	CLKIN	ST	—	External clock input/RC oscillator connection.
RB4	RB4	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on-change Individually enabled pull-up.
RB5	RB5	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on-change Individually enabled pull-up.
RB6	RB6	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on-change Individually enabled pull-up.
RB7	RB7	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on-change Individually enabled pull-up.
RC0/C2IN+	RC0	ST	CMOS	General purpose I/O.
	C2IN+	AN	_	Comparator C2 non-inverting input.
RC1/C12IN1-	RC1	ST	CMOS	General purpose I/O.
	C12IN1-	AN	1 —	Comparator C1 or C2 inverting input.
RC2/C12IN2-	RC2	ST	CMOS	General purpose I/O.
	C12IN2-	AN	_	Comparator C1 or C2 inverting input.
RC3/C12IN3-	RC3	ST	CMOS	General purpose I/O.
	C12IN3-	AN	—	Comparator C1 or C2 inverting input.
RC4/C2OUT	RC4	ST	CMOS	General purpose I/O.
	C2OUT	—	CMOS	Comparator C2 output.
RC5	RC5	ST	CMOS	General purpose I/O.
Legend: AN = Analog inpu TTL = TTL compat HV = High Voltage	ible input	ST=		compatible input or output Trigger input with CMOS levels

Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Page		
Bank	Bank 0												
00h	INDF	Addressing	Addressing this location uses contents of FSR to address data memory (not a physical register)										
01h	TMR0	Timer0 Mod	lule Register							xxxx xxxx	79,200		
02h	PCL	Program Co	ounter's (PC)	Least Signif	icant Byte					0000 0000	43,200		
03h	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	35,200		
04h	FSR	Indirect Dat	a Memory A	ddress Pointe	ər					xxxx xxxx	43,200		
05h	PORTA <sup>(7)</sup>	_	_	RA5	RA4	RA3	RA2	RA1	RA0	xx xxxx	57,200		
06h	PORTB <sup>(7)</sup>	RB7	RB6	RB5	RB4	_	_	_	_	xxxx	67,200		
07h	PORTC <sup>(7)</sup>	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	xxxx xxxx	74,200		
08h	—	Unimpleme	nted							—	—		
09h	—	Unimpleme	nted							—	—		
0Ah	PCLATH		_		Write Buffer	for upper 5 l	oits of Progra	am Counter		0 0000	43,200		
0Bh	INTCON	GIE	PEIE	TOIE	INTE	RABIE	TOIF	INTF	RABIF <sup>(1)</sup>	0000 000x	37,200		
0Ch	PIR1	_	ADIF <sup>(4)</sup>	RCIF <sup>(2)</sup>	TXIF <sup>(2)</sup>	SSPIF <sup>(5)</sup>	CCP1IF <sup>(3)</sup>	TMR2IF <sup>(3)</sup>	TMR1IF	-000 0000	40,200		
0Dh	PIR2	OSFIF	OSFIF C2IF C1IF EEIF — — — —								41,200		
0Eh	TMR1L	Holding Re	gister for the	Least Signifi	cant Byte of	the 16-bit TM	R1 Register			xxxx xxxx	85,200		
0Fh	TMR1H	Holding Re	gister for the	Most Signific	cant Byte of t	he 16-bit TM	R1 Register			xxxx xxxx	85,200		
10h	T1CON	T1GINV	TMR1GE	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	0000 0000	87,200		
11h	TMR2 <sup>(3)</sup>	Timer2 Mod	ule Register							0000 0000	89,200		
12h	T2CON <sup>(3)</sup>	-	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	90,200		
13h	SSPBUF <sup>(5)</sup>	Synchronou	us Serial Port	Receive But	ffer/Transmit	Register				xxxx xxxx	178,200		
14h	SSPCON <sup>(5, 6)</sup>	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	177,200		
15h	CCPR1L <sup>(3)</sup>	Capture/Co	mpare/PWM	Register 1 (I	LSB)					xxxx xxxx	126,200		
16h	CCPR1H <sup>(3)</sup>	Capture/Co	mpare/PWM	Register 1 (I	MSB)					xxxx xxxx	126,200		
17h	CCP1CON <sup>(3)</sup>	P1M1	P1M0	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0	0000 0000	125,200		
18h	RCSTA <sup>(2)</sup>	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	158,200		
19h	TXREG <sup>(2)</sup>	EUSART T	ransmit Data	Register						0000 0000	150		
1Ah	RCREG <sup>(2)</sup>	EUSART R	eceive Data	Register						0000 0000	155		
1Bh	_	Unimpleme	nted							_	_		
1Ch	PWM1CON <sup>(3)</sup>	PRSEN	PDC6	PDC5	PDC4	PDC3	PDC2	PDC1	PDC0	0000 0000	143,200		
1Dh	ECCPAS <sup>(3)</sup>	ECCPASE	ECCPAS2	ECCPAS1	ECCPAS0	PSSAC1	PSSAC0	PSSBD1	PSSBD0	0000 0000	140,200		
1Eh	ADRESH <sup>(4)</sup>	A/D Result	Register Hig	h Byte						xxxx xxxx	113,200		
1Fh	ADCON0 <sup>(4)</sup>	ADFM	VCFG	CHS3	CHS2	CHS1	CHS0	GO/DONE	ADON	0000 0000	111,200		

TABLE 2-1:	PIC16F631/677/685/687/689/690 SPECIAL FUNCTION REGISTERS SUMMARY BANK 0
------------	---

Legend:- = Unimplemented locations read as '0', u = unchanged, x = unknown, q = value depends on condition, shaded = unimplementedNote1:MCLR and WDT Reset do not affect the previous value data latch. The RABIF bit will be cleared upon Reset but will set again if the

mismatch exists.

2: PIC16F687/PIC16F689/PIC16F690 only.

3: PIC16F685/PIC16F690 only.

4: PIC16F677/PIC16F685/PIC16F687/PIC16F689/PIC16F690 only.

5: PIC16F677/PIC16F687/PIC16F689/PIC16F690 only.

6: When SSPCON register bits SSPM<3:0> = 1001, any reads or writes to the SSPADD SFR address are accessed through the SSPMSK register. See Registers 13-2 and 13-3 for more detail.

7: Port pins with analog functions controlled by the ANSEL and ANSELH registers will read '0' immediately after a Reset even though the data latches are either undefined (POR) or unchanged (other Resets).

## PIC16F631/677/685/687/689/690






TABLE 3-2: SUMMARY OF REGISTERS ASSOCIATED WITH CLOCK SOURCES

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets <sup>(1)</sup>
CONFIG <sup>(2)</sup>	CPD	CP	MCLRE	PWRTE	WDTE	FOSC2	FOSC1	FOSC0	_	_
OSCCON	_	IRCF2	IRCF1	IRCF0	OSTS	HTS	LTS	SCS	-110 x000	-110 x000
OSCTUNE	_	_	—	TUN4	TUN3	TUN2	TUN1	TUN0	0 0000	u uuuu
PIE1	_	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	-000 0000	-000 0000
PIR1	-	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	-000 0000	-000 0000

**Legend:** x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by oscillators.

Note 1: Other (non Power-up) Resets include MCLR Reset and Watchdog Timer Reset during normal operation.

2: See Configuration Word register (Register 14-1) for operation of all register bits.

#### 4.2.5.2 RA1/AN1/C12IN0-/VREF/ICSPCLK

Figure 4-2 shows the diagram for this pin. The RA1/ AN1/C12IN0-/VREF/ICSPCLK pin is configurable to function as one of the following:

- a general purpose I/O
- an analog input for the ADC (except PIC16F631)
- an analog input to Comparator C1 or C2
- a voltage reference input for the ADC
- In-Circuit Serial Programming clock


#### **BLOCK DIAGRAM OF RA1** FIGURE 4-2: Analog(1) Input Mode Data Bus D Q Vdd WR CK Q Weak WPU RABPU RD WPU/ Vdd D Q WR СК Q PORTA I/O Pin D G Vss WR СК Q TRIS Analog<sup>(1)</sup> Input Mode RD TRIS/ RD PORT/ D Q D Q WR Q IOCA ΕN Q3 RD IOCA Q D ΕN Interrupt-on-Change **RD PORTA** To Comparator To A/D Converter(2) ANSEL determines Analog Input mode. Note 1: Not implemented on PIC16F631. 2:

#### 4.2.5.3 RA2/AN2/T0CKI/INT/C1OUT

Figure 4-3 shows the diagram for this pin. The RA2/AN2/ T0CKI/INT/C1OUT pin is configurable to function as one of the following:

- a general purpose I/O
- an analog input for the ADC (except PIC16F631)
- the clock input for Timer0
- an external edge triggered interrupt
- a digital output from Comparator C1

#### FIGURE 4-3: BLOCK DIAGRAM OF RA2



## 8.0 COMPARATOR MODULE


Comparators are used to interface analog circuits to a digital circuit by comparing two analog voltages and providing a digital indication of their relative magnitudes. The comparators are very useful mixed signal building blocks because they provide analog functionality independent of program execution. The Analog Comparator module includes the following features:

- Independent comparator control
- Programmable input selection
- Comparator output is available internally/externally
- Programmable output polarity
- Interrupt-on-change
- Wake-up from Sleep
- PWM shutdown
- Timer1 gate (count enable)
- Output synchronization to Timer1 clock input
- SR Latch
- Programmable and Fixed Voltage Reference

## Note: Only Comparator C2 can be linked to Timer1.

### 8.1 Comparator Overview

A single comparator is shown in Figure 8-1 along with the relationship between the analog input levels and the digital output. When the analog voltage at VIN+ is less than the analog voltage at VIN-, the output of the comparator is a digital low level. When the analog voltage at VIN+ is greater than the analog voltage at VIN-, the output of the comparator is a digital high level.




#### 8.7 Analog Input Connection Considerations

A simplified circuit for an analog input is shown in Figure 8-6. Since the analog input pins share their connection with a digital input, they have reverse biased ESD protection diodes to VDD and Vss. The analog input, therefore, must be between Vss and VDD. If the input voltage deviates from this range by more than 0.6V in either direction, one of the diodes is forward biased and a latch-up may occur.

A maximum source impedance of  $10 \text{ k}\Omega$  is recommended for the analog sources. Also, any external component connected to an analog input pin, such as a capacitor or a Zener diode, should have very little leakage current to minimize inaccuracies introduced.

- Note 1: When reading a PORT register, all pins configured as analog inputs will read as a '0'. Pins configured as digital inputs will convert as an analog input, according to the input specification.
  - 2: Analog levels on any pin defined as a digital input, may cause the input buffer to consume more current than is specified.



#### FIGURE 8-6: ANALOG INPUT MODEL

#### 10.1.2 READING THE DATA EEPROM MEMORY

To read a data memory location, the user must write the address to the EEADR register, clear the EEPGD control bit of the EECON1 register, and then set control bit RD. The data is available at the very next cycle, in the EEDAT register; therefore, it can be read in the next instruction. EEDAT will hold this value until another read or until it is written to by the user (during a write operation).

#### EXAMPLE 10-1: DATA EEPROM READ

BANKSEL	EEADR ;	
MOVF	DATA_EE_ADD	R, W;
MOVWF	EEADR	;Data Memory
		;Address to read
BANKSEL	EECON1	;
BCF	EECON1, EEP	GD;Point to DATA memory
BSF	EECON1, RD	;EE Read
BANKSEL	EEDAT	;
MOVF	EEDAT, W	;W = EEDAT
BANKSEL	PORTA	;Bank 0

## 10.1.3 WRITING TO THE DATA EEPROM MEMORY

To write an EEPROM data location, the user must first write the address to the EEADR register and the data to the EEDAT register. Then the user must follow a specific sequence to initiate the write for each byte.

The write will not initiate if the specific sequence is not followed exactly (write 55h to EECON2, write AAh to EECON2, then set WR bit) for each byte. Interrupts should be disabled during this code segment.

Additionally, the WREN bit in EECON1 must be set to enable write. This mechanism prevents accidental writes to data EEPROM due to errant (unexpected) code execution (i.e., lost programs). The user should keep the WREN bit clear at all times, except when updating EEPROM. The WREN bit is not cleared by hardware.

After a write sequence has been initiated, clearing the WREN bit will not affect this write cycle. The WR bit will be inhibited from being set unless the WREN bit is set.

At the completion of the write cycle, the WR bit is cleared in hardware and the EE Write Complete Interrupt Flag bit (EEIF) is set. The user can either enable this interrupt or poll this bit. EEIF must be cleared by software.

#### BANKSELEEADR MOVFDATA\_EE\_ADDR, W; MOVWFEEADR ;Data Memory Address to write MOVFDATA\_EE\_DATA, W; MOVWFEEDAT ;Data Memory Value to write BANKSELEECON1 ; BCF EECON1, EEPGD; Point to DATA memory BSF EECON1, WREN; Enable writes BCF INTCON, GIE ; Disable INTs. BTFSCINTCON, GIE;SEE AN576 GOTO\$-2 MOVLW55h ; Required Sequence MOVWFEECON2 ;Write 55h MOVLWAAh ; MOVWFEECON2 ;Write AAh BSF EECON1, WR ;Set WR bit to begin write BSF INTCON, GIE ; Enable INTs. SLEEP ;Wait for interrupt to signal write complete (optional) BCF EECON1, WREN; Disable writes BANKSEL0x00 ;Bank 0

#### EXAMPLE 10-2: DATA EEPROM WRITE

#### 10.1.4 READING THE FLASH PROGRAM MEMORY (PIC16F685/PIC16F689/ PIC16F690)

To read a program memory location, the user must write the Least and Most Significant address bits to the EEADR and EEADRH registers, set the EEPGD control bit of the EECON1 register, and then set control bit RD. Once the read control bit is set, the program memory Flash controller will use the second instruction cycle to read the data. This causes the second instruction immediately following the "BSF EECON1, RD" instruction to be ignored. The data is available in the very next cycle, in the EEDAT and EEDATH registers; therefore, it can be read as two bytes in the following instructions. EEDAT and EEDATH registers will hold this value until another read or until it is written to by the user.

- Note 1: The two instructions following a program memory read are required to be NOPS. This prevents the user from executing a 2-cycle instruction on the next instruction after the RD bit is set.
  - If the WR bit is set when EEPGD = 1, it will be immediately reset to '0' and no operation will take place.

#### EXAMPLE 10-3: FLASH PROGRAM READ

	BANKSEL	EEADR		;
	MOVF	MS_PROG_EE_ADDR,	W	;
	MOVWF	EEADRH		;MS Byte of Program Address to read
	MOVF	LS_PROG_EE_ADDR,	W	;
	MOVWF	EEADR		;LS Byte of Program Address to read
	BANKSEL	EECON1	;	
	BSF	EECON1, EEPGD		;Point to PROGRAM memory
<del>т</del> 8	BSF	EECON1, RD		;EE Read
Required Sequence	NOP			;First instruction after BSF EECON1,RD executes normally
	NOP			;Any instructions here are ignored as program
<b></b>				;memory is read in second cycle after BSF EECON1,RD
;				
	BANKSEL	EEDAT	;	
	MOVF	EEDAT, W		;W = LS Byte of Program Memory
	MOVWF	LOWPMBYTE		;
	MOVF	EEDATH, W		;W = MS Byte of Program EEDAT
	MOVWF	HIGHPMBYTE		;
	BANKSEL	0x00	;Ba	nk 0

#### 11.4.4 ENHANCED PWM AUTO-SHUTDOWN MODE

The PWM mode supports an Auto-Shutdown mode that will disable the PWM outputs when an external shutdown event occurs. Auto-Shutdown mode places the PWM output pins into a predetermined state. This mode is used to help prevent the PWM from damaging the application.

The auto-shutdown sources are selected using the ECCPASx bits of the ECCPAS register. A shutdown event may be generated by:

- A logic '0' on the INT pin
- Comparator C1
- Comparator C2
- Setting the ECCPASE bit in firmware


A shutdown condition is indicated by the ECCPASE (Auto-Shutdown Event Status) bit of the ECCPAS register. If the bit is a '0', the PWM pins are operating normally. If the bit is a '1', the PWM outputs are in the shutdown state.

When a shutdown event occurs, two things happen:

The ECCPASE bit is set to '1'. The ECCPASE will remain set until cleared in firmware or an auto-restart occurs (see Section 11.4.5 "Auto-Restart Mode").

The enabled PWM pins are asynchronously placed in their shutdown states. The PWM output pins are grouped into pairs [P1A/P1C] and [P1B/P1D]. The state of each pin pair is determined by the PSSAC and PSSBD bits of the ECCPAS register. Each pin pair may be placed into one of three states:

- Drive logic '1'
- Drive logic '0'
- Tri-state (high-impedance)



#### FIGURE 11-14: AUTO-SHUTDOWN BLOCK DIAGRAM

#### REGISTER 11-2: ECCPAS: ENHANCED CAPTURE/COMPARE/PWM AUTO-SHUTDOWN CONTROL REGISTER

-											
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
ECCPAS	E ECCPAS2	ECCPAS1	ECCPAS0	PSSAC1	PSSAC0	PSSBD1	PSSBD0				
bit 7							bit 0				
Legend:											
R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'											
-n = Value	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown				
bit 7	bit 7 <b>ECCPASE:</b> ECCP Auto-Shutdown Event Status bit 1 = A shutdown event has occurred; ECCP outputs are in shutdown state 0 = ECCP outputs are operating										
bit 6-4	000 =Auto-S 001 =Compa 010 =Compa 011 =Either ( 100 =ViL on 101 =ViL on 110 =ViL on	INT pin or Com INT pin or Com	abled t high t high(1) utput is high parator C1 out parator C2 out	put high put high							
bit 3-2	00 = Drive pi 01 = Drive pi 1x = Pins P1	<ul> <li>111 =VIL on INT pin or either Comparators output is high</li> <li><b>PSSACn:</b> Pins P1A and P1C Shutdown State Control bits</li> <li>00 = Drive pins P1A and P1C to '0'</li> <li>01 = Drive pins P1A and P1C to '1'</li> <li>1x = Pins P1A and P1C tri-state</li> </ul>									
bit 1-0 <b>PSSBDn:</b> Pins P1B and P1D Shutdown State Control bits 00 = Drive pins P1B and P1D to '0' 01 = Drive pins P1B and P1D to '1' 1x = Pins P1B and P1D tri-state											
Note 1:	If C2SYNC is ena	bled, the shutd	own will be del	ayed by Timer	1.						

Note 1:	The auto-shutdown condition is a level-
	based signal, not an edge-based signal.
	As long as the level is present, the auto-
	shutdown will persist.

- 2: Writing to the ECCPASE bit is disabled while an auto-shutdown condition persists.
- **3:** Once the auto-shutdown condition has been removed and the PWM restarted (either through firmware or auto-restart) the PWM signal will always restart at the beginning of the next PWM period.

### 12.2 Clock Accuracy with Asynchronous Operation

The factory calibrates the internal oscillator block output (INTOSC). However, the INTOSC frequency may drift as VDD or temperature changes, and this directly affects the asynchronous baud rate. Two methods may be used to adjust the baud rate clock, but both require a reference clock source of some kind. The first (preferred) method uses the OSCTUNE register to adjust the INTOSC output. Adjusting the value in the OSCTUNE register allows for fine resolution changes to the system clock source. See **Section 3.5** "Internal Clock Modes" for more information.

The other method adjusts the value in the Baud Rate Generator. This can be done automatically with the Auto-Baud Detect feature (see **Section 12.3.1 "Auto-Baud Detect**"). There may not be fine enough resolution when adjusting the Baud Rate Generator to compensate for a gradual change in the peripheral clock frequency.

#### REGISTER 12-1: TXSTA: TRANSMIT STATUS AND CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-1	R/W-0						
CSRC	TX9	TXEN <sup>(1)</sup>	SYNC	SENDB	BRGH	TRMT	TX9D						
bit 7							bit 0						
Legend:													
R = Readable		W = Writable bit			ented bit, read as								
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is clear	red	x = Bit is unkno	wn						
bit 7	CSRC: Clock	Source Select bit											
	Asynchronous												
	Don't care												
	Synchronous	Synchronous mode:											
	1 = Master r	node (clock genera	ated internally	from BRG)									
	0 = Slave m	ode (clock from ex	ternal source)										
bit 6	TX9: 9-bit Tra	nsmit Enable bit											
	1 = Selects 9-bit transmission												
	0 = Selects 8	8-bit transmission											
bit 5	TXEN: Transmit Enable bit <sup>(1)</sup>												
	1 = Transmit enabled												
	0 = Transmit disabled												
bit 4		RT Mode Select bi	t										
	1 = Synchror												
	0 = Asynchro												
bit 3		d Break Character	bit										
	Asynchronous		enomiacion (a	loored by borduro	re upon complet	ion)							
		nc Break on next to		leared by nardwa	ire upon complet	ion)							
	0 = Sync Break transmission completed <u>Synchronous mode</u> :												
	Don't care												
bit 2	BRGH: High F	Baud Rate Select b	bit										
2.1.2	BRGH: High Baud Rate Select bit Asynchronous mode:												
		1 = High speed											
	0 = Low spee	ed											
	Synchronous mode:												
	Unused in this	s mode											
bit 1	TRMT: Transn	nit Shift Register S	tatus bit										
	1 = TSR emp	oty											
	0 = TSR full												
bit 0		it of Transmit Data											
	Can be addres	ss/data bit or a par	ity bit.										

Note 1: SREN/CREN overrides TXEN in Sync mode.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0						
WCOL	SSPOV	SSPEN	CKP	SSPM3 <sup>(2)</sup>	SSPM2 <sup>(2)</sup>	SSPM1 <sup>(2)</sup>	SSPM0 <sup>(2)</sup>						
bit 7					•		bit						
Legend:													
R = Readable b		W = Writable b	it	•	ented bit, read as	'0'							
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is clea	red	x = Bit is unkno	wn						
bit 7	1 = The SSPE	<ul> <li>WCOL: Write Collision Detect bit</li> <li>1 = The SSPBUF register is written while it is still transmitting the previous word (must be cleared in software)</li> <li>0 = No collision</li> </ul>											
bit 6	<ul> <li>0 = No collision</li> <li>SSPOV: Receive Overflow Indicator bit <ul> <li>In SPI mode:</li> </ul> </li> <li>1 = A new byte is received while the SSPBUF register is still holding the previous data. In case of overflow, data in SSPSR is lost. Overflow can only occur in Slave mode. The user must read the SSPBUF, even if transmitting data, to avoid setting overflow. In Master mode, the overflow bit is not set since each new retion (and transmission) is initiated by writing to the SSPBUF register.</li> <li>0 = No overflow <ul> <li>In I<sup>2</sup>C<sup>TM</sup> mode:</li> <li>1 = A byte is received while the SSPBUF register is still holding the previous byte. SSPOV is a "don't care Transmit mode. SSPOV must be cleared in software in either mode.</li> </ul> </li> </ul>												
bit 5	In SPI mode: 1 = Enables se 0 = Disables se $In I^2C mode:$ 1 = Enables the $0 = Disables se$	rronous Serial Po rrial port and con erial port and cor e serial port and erial port and cor	figures SCK, S figures these p configures the ifigures these p	oins as I/O port pi	ns ns as serial port p								
bit 4	<b>CKP</b> : Clock Po In <u>SPI mode</u> : 1 = Idle state fo 0 = Idle state fo <u>In I<sup>2</sup>C mode</u> : SCK release co 1 = Enable cloo	larity Select bit or clock is a high or clock is a low l ontrol ck	level (Microwir evel (Microwire	e default) e alternate)		·							
bit 3-0	$\begin{array}{l} \textbf{SSPM<3:0>: S} \\ 0000 = SPI Ma \\ 0001 = SPI Ma \\ 0010 = SPI Ma \\ 0010 = SPI Ma \\ 0100 = SPI Sla \\ 0101 = SPI Sla \\ 01$	ynchronous Seri aster mode, clock aster mode, clock aster mode, clock ave mode, clock ave mode, clock ave mode, clock ve mode, 7-bit a ve mode, 10-bit red SPMSK register red mware Controlled red ve mode, 7-bit a	al Port Mode S (= Fosc/4 (= Fosc/16 (= Fosc/64 (= TMR2 outpu = SCK pin. <u>SS</u> = SCK pin. <u>SS</u> ddress address at SSPADD SI d Master mode ddress with Sta	ut/2 pin control enabl pin control disabl FR address <sup>(2)</sup> (slave IDLE) art and Stop bit in	ed. led. SS can be us terrupts enabled								

### REGISTER 13-2: SSPCON: SYNC SERIAL PORT CONTROL REGISTER<sup>(1)</sup>

2: When this mode is selected, any reads or writes to the SSPADD SFR address actually accesses the SSPMSK register.

#### 13.12.3 SSP MASK REGISTER

An SSP Mask (SSPMSK) register is available in  $I^2C$ Slave mode as a mask for the value held in the SSPSR register during an address comparison operation. A zero ('0') bit in the SSPMSK register has the effect of making the corresponding bit in the SSPSR register a 'don't care'.

This register is reset to all '1's upon any Reset condition and, therefore, has no effect on standard SSP operation until written with a mask value.

This register must be initiated prior to setting SSPM<3:0> bits to select the  $I^2C$  Slave mode (7-bit or 10-bit address).

This register can only be accessed when the appropriate mode is selected by bits (SSPM<3:0> of SSPCON).

The SSP Mask register is active during:

- 7-bit Address mode: address compare of A<7:1>.
- 10-bit Address mode: address compare of A<7:0> only. The SSP mask has no effect during the reception of the first (high) byte of the address.

#### REGISTER 13-3: SSPMSK: SSP MASK REGISTER<sup>(1)</sup>

| R/W-1               |
|-------|-------|-------|-------|-------|-------|-------|---------------------|
| MSK7  | MSK6  | MSK5  | MSK4  | MSK3  | MSK2  | MSK1  | MSK0 <sup>(2)</sup> |
| bit 7 |       |       |       |       | •     |       | bit 0               |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-1 MSK<7:1>: Mask bits

- 1 = The received address bit n is compared to SSPADD<n> to detect  $I^2C$  address match
- 0 = The received address bit n is not used to detect I<sup>2</sup>C address match

#### bit 0 MSK<0>: Mask bit for I<sup>2</sup>C Slave mode, 10-bit Address<sup>(2)</sup>

- I<sup>2</sup>C Slave mode, 10-bit Address (SSPM<3:0> = 0111):
- 1 = The received address bit 0 is compared to SSPADD<0> to detect  $I^2C$  address match
- 0 = The received address bit 0 is not used to detect  $I^2C$  address match
- **Note 1:** When SSPCON bits SSPM<3:0> = 1001, any reads or writes to the SSPADD SFR address are accessed through the SSPMSK register. The SSPEN bit of the SSPCON register should be zero when accessing the SSPMSK register.
  - 2: In all other SSP modes, this bit has no effect.

## PIC16F631/677/685/687/689/690

DECFSZ	Decrement f, Skip if 0			
Syntax:	[label] DECFSZ f,d			
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d  \in  [0,1] \end{array}$			
Operation:	(f) - 1 $\rightarrow$ (destination); skip if result = 0			
Status Affected:	None			
Description:	The contents of register 'f' are decremented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'. If the result is '1', the next instruction is executed. If the result is '0', then a NOP is executed instead, making it a 2-cycle instruction.			

Syntax:	[label] INCFSZ f,d
Operands:	$\begin{array}{l} 0\leq f\leq 127\\ d\in [0,1] \end{array}$
Operation:	(f) + 1 $\rightarrow$ (destination), skip if result = 0
Status Affected:	None
Description:	The contents of register 'f' are incremented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'. If the result is '1', the next instruction is executed. If the result is '0', a NOP is executed instead, making it a 2-cycle instruction.

Increment f, Skip if 0


INCFSZ

GOTO	Unconditional Branch			
Syntax:	[ <i>label</i> ] GOTO k			
Operands:	$0 \le k \le 2047$			
Operation:	$k \rightarrow PC<10:0>$ PCLATH<4:3> $\rightarrow$ PC<12:11>			
Status Affected:	None			
Description:	GOTO is an unconditional branch. The 11-bit immediate value is loaded into PC bits <10:0>. The upper bits of PC are loaded from PCLATH<4:3>. GOTO is a 2-cycle instruction.			

IORLW	Inclusive OR literal with W		
Syntax:	[ <i>label</i> ] IORLW k		
Operands:	$0 \leq k \leq 255$		
Operation:	(W) .OR. $k \rightarrow$ (W)		
Status Affected:	Z		
Description:	The contents of the W register are OR'ed with the 8-bit literal 'k'. The result is placed in the W register.		

INCF	Increment f			
Syntax:	[ label ] INCF f,d			
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$			
Operation:	(f) + 1 $\rightarrow$ (destination)			
Status Affected:	Z			
Description:	The contents of register 'f' are incremented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.			


IORWF		Inclusive OR W with f			
S	Syntax:	[ <i>label</i> ] IORWF f,d			
C	)perands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$			
C	Operation:	(W) .OR. (f) $\rightarrow$ (destination)			
S	Status Affected:	Z			
D	Description:	Inclusive OR the W register with register 'f'. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.			



#### TABLE 17-10: EUSART SYNCHRONOUS TRANSMISSION REQUIREMENTS

Standard Operating Conditions (unless otherwise stated)Operating Temperature $-40^{\circ}C \le TA \le +125^{\circ}C$						
Param. No.	Symbol	Characteristic	Min.	Max.	Units	Conditions
120	ТскН2ртV	<u>SYNC XMIT (Master &amp; Slave)</u> Clock high to data-out valid		40	ns	
121	Tckrf	Clock out rise time and fall time (Master mode)		20	ns	
122	Tdtrf	Data-out rise time and fall time	_	20	ns	

#### FIGURE 17-11: EUSART SYNCHRONOUS RECEIVE (MASTER/SLAVE) TIMING



### TABLE 17-11: EUSART SYNCHRONOUS RECEIVE REQUIREMENTS

		g Conditions (unless otherwise stated) ure $-40^{\circ}C \le TA \le +125^{\circ}C$				
Param. No.	Symbol	Characteristic	Min.	Max.	Units	Conditions
125	TDTV2CKL	<u>SYNC RCV (Master &amp; Slave)</u> Data-hold before CK ↓ (DT hold time)	10		ns	
126	TCKL2DTL	Data-hold after CK $\downarrow$ (DT hold time)	15	—	ns	







FIGURE 18-15: COMPARATOR IPD vs. VDD (BOTH COMPARATORS ENABLED)











© 2005-2015 Microchip Technology Inc.

### 20-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





VIEW C

Units		MILLIMETERS			
Dimension Limit		MIN	NOM	MAX	
Number of Pins	Number of Pins N 20				
Pitch	е		1.27 BSC		
Overall Height	Α			2.65	
Molded Package Thickness	A2	2.05	-	-	
Standoff §	A1	0.10	-	0.30	
Overall Width	Е	10.30 BSC			
Molded Package Width	E1	7.50 BSC			
Overall Length	D	12.80 BSC			
Chamfer (Optional)	h	0.25 - 0.75		0.75	
Foot Length	L	0.40	-	1.27	
Footprint	L1	1.40 REF			
Lead Angle	Θ	0°	-	-	
Foot Angle	φ	0°	-	8°	
Lead Thickness	С	0.20	-	0.33	
Lead Width	b	0.31	-	0.51	
Mold Draft Angle Top	α	5°	-	15°	
Mold Draft Angle Bottom	β	5°	-	15°	

#### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- 3. Dimension D does not include mold flash, protrusions or gate burrs, which shall not exceed 0.15 mm per end. Dimension E1 does not include interlead flash or protrusion, which shall not exceed 0.25 mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.
- 5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing No. C04-094C Sheet 2 of 2

## APPENDIX A: DATA SHEET REVISION HISTORY

#### Revision A (March 2005)

This is a new data sheet.

#### Revision B (May 2006)

Added 631/677 part numbers; Added pin summary tables after pin diagrams; Incorporated Golden Chapters.

### **Revision C (July 2006)**

Revised Section 4.2.1, ANSEL and ANSELH Registers; Register 4-3, ANSEL Analog Select; Added Register 4-4, ANSELH Analog Select High; Section 11.3.2, Revised CCP1<1:0> to DC1B<1:0>; Section 11.3.7, Number 4 - Revised CCP1 to DC1B; Figure 11-5, Revised CCP1 to DC1B; Table 11-4, Revised P1M to P1M<1:0>; Section 12.3.1, Revised Paragraph 3; Revised Note 2; Revised Figure 12-6 Title.

### **Revision D (February 2007)**

Removed Preliminary status; Changed PICmicro to PIC; Replaced Dev. Tool Section; Replaced Package Drawings.

### **Revision E (March 2008)**

Add Char Data charts; Updated EUSART Golden Chapter; Updated the Electrical Specification section; Updated Package Drawings as needed.

## **Revision F (April 2015)**

Added Section 17.8: High Temperature Operation in the Electrical Specifications section.

## APPENDIX B: MIGRATING FROM OTHER PIC<sup>®</sup> DEVICES

This discusses some of the issues in migrating from other PIC devices to the PIC16F6XX Family of devices.

#### B.1 PIC16F676 to PIC16F685

#### TABLE B-1: FEATURE COMPARISON

Feature	PIC16F676	PIC16F685
Max Operating Speed	20 MHz	20 MHz
Max Program Memory (Words)	1024	4096
SRAM (bytes)	64	128
A/D Resolution	10-bit	10-bit
Data EEPROM (Bytes)	128	256
Timers (8/16-bit)	1/1	2/1
Oscillator Modes	8	8
Brown-out Reset	Y	Y
Internal Pull-ups	RA0/1/2/4/5	RA0/1/2/4/5, MCLR
Interrupt-on-change	RA0/1/2/3/4/5	RA0/1/2/3/4/5
Comparator	1	2
ECCP+	N	Y
Ultra Low-Power Wake-up	N	Y
Extended WDT	N	Y
Software Control Option of WDT/BOR	N	Y
INTOSC Frequencies	4 MHz	31 kHz-8 MHz
Clock Switching	N	Y

Note: This device has been designed to perform to the parameters of its data sheet. It has been tested to an electrical specification designed to determine its conformance with these parameters. Due to process differences in the manufacture of this device, this device may have different performance characteristics than its earlier version. These differences may cause this device to perform differently in your application than the earlier version of this device.