## Microchip Technology - PIC16F689T-I/SO Datasheet





#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	20MHz
Connectivity	I <sup>2</sup> C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, WDT
Number of I/O	18
Program Memory Size	7KB (4K x 14)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 5.5V
Data Converters	A/D 12x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	20-SOIC (0.295", 7.50mm Width)
Supplier Device Package	20-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f689t-i-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Device	Program Memory	Data Memory		1/0	10-bit A/D	Comparators	Timers	SSD	ECCP.	EUGADT
Device	Flash (words)	SRAM (bytes)	EEPROM (bytes)	10	(ch)	Comparators	8/16-bit			LUCANT
PIC16F631	1024	64	128	18	—	2	1/1	No	No	No
PIC16F677	2048	128	256	18	12	2	1/1	Yes	No	No
PIC16F685	4096	256	256	18	12	2	2/1	No	Yes	No
PIC16F687	2048	128	256	18	12	2	1/1	Yes	No	Yes
PIC16F689	4096	256	256	18	12	2	1/1	Yes	No	Yes
PIC16F690	4096	256	256	18	12	2	2/1	Yes	Yes	Yes

#### PIC16F631 Pin Diagram



#### TABLE 1: PIC16F631 PIN SUMMARY

I/O	Pin	Analog	Comparators	Timers	Interrupt	Pull-up	Basic
RA0	19	AN0/ULPWU	C1IN+	_	IOC	Y	ICSPDAT
RA1	18	AN1	C12IN0-	—	IOC	Y	ICSPCLK
RA2	17	—	C1OUT	TOCKI	IOC/INT	Y	—
RA3	4	—	—	—	IOC	Y(1)	MCLR/Vpp
RA4	3	—	—	T1G	IOC	Y	OSC2/CLKOUT
RA5	2	—	—	T1CKI	IOC	Y	OSC1/CLKIN
RB4	13	—	—	_	IOC	Y	—
RB5	12	—	—	—	IOC	Y	—
RB6	11	—	—	—	IOC	Y	—
RB7	10	—	—	—	IOC	Y	—
RC0	16	AN4	C2IN+	—	—	—	—
RC1	15	AN5	C12IN1-	—	—	—	—
RC2	14	AN6	C12IN2-		_	_	—
RC3	7	AN7	C12IN3-		_	_	—
RC4	6	_	C2OUT		_	_	_
RC5	5	—	—		—	_	—
RC6	8	—			—	—	—
RC7	9					_	
_	1					—	Vdd
	20						Vss

**Note 1:** Pull-up enabled only with external MCLR configuration.

### PIC16F631/677/685/687/689/690 Pin Diagram (QFN)



#### Table of Contents

1.0	Device Overview	9
2.0	Memory Organization	24
3.0	Oscillator Module (With Fail-Safe Clock Monitor)	45
4.0	I/O Ports	57
5.0	Timer0 Module	79
6.0	Timer1 Module with Gate Control	82
7.0	Timer2 Module	89
8.0	Comparator Module	91
9.0	Analog-to-Digital Converter (ADC) Module	105
10.0	Data EEPROM and Flash Program Memory Control	117
11.0	Enhanced Capture/Compare/PWM Module	125
12.0	Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART)	148
13.0	SSP Module Overview	175
14.0	Special Features of the CPU	193
15.0	Instruction Set Summary	212
16.0	Development Support	221
17.0	Electrical Specifications	225
18.0	DC and AC Characteristics Graphs and Tables	258
19.0	Packaging Information	285
The M	Vicrochip Web Site	295
Custo	omer Change Notification Service	295
Custo	omer Support	295
Produ	uct Identification System	296

## TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via Email at **docerrors@microchip.com**. We welcome your feedback.

### Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

#### http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000000A is version A of document DS30000000).

#### Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

• Microchip's Worldwide Web site; http://www.microchip.com

Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

#### **Customer Notification System**

Register on our web site at www.microchip.com to receive the most current information on all of our products.

Address           Indirect addr. (1)         00h         Indirect           TMR0         01h         OPT           PCL         02h         02h           STATUS         03h         S           FSR         04h         02h           PORTA         05h         1           PORTB         06h         1           PORTC         07h         1           PORTC         07h         1           OPRTC         07h         1           PORTC         07h         1           OPRTC         07h         1           OPRTC         07h         1           OPRTC         07h         1           OPRTC         07h         1           INTCON         0Bh         IN           PIR2         0Dh         1           TMR1L         0Eh         F           TMR1H         0Fh         0S           T1CON         10h         0S           T1CON         10h         S           SSPBUF         13h         SS           SSPCON         14h         SS           RCREG         1Ah         S	ect addr. (1) ION_REG PCL TATUS FSR TRISA TRISB TRISC CLATH JTCON PIE1 PIE2 PCON SCCON SCCON	Address 80h 81h 82h 83h 84h 85h 86h 87h 88h 88h 89h 8Ah 8Bh 8Ch 8Dh 8Eh	Indirect addr. (1) TMR0 PCL STATUS FSR PORTA PORTA PORTB PORTC PORTC INTCON EEDAT EEADR	Address 100h 101h 102h 103h 104h 105h 106h 107h 108h 109h 10Ah 10Bh 10Ch	Indirect addr. <sup>(1)</sup> OPTION_REG PCL STATUS FSR TRISA TRISA TRISB TRISC PCLATH INTCON	Addre 180h 181h 182h 183h 184h 185h 186h 187h 188h 188h 189h 18Ah
Indirect addr. (1)         O0h         Indirect           TMR0         01h         OPT           PCL         02h	ect addr. <sup>(1)</sup> ION_REG PCL TATUS FSR TRISA TRISA TRISB TRISC CLATH JTCON PIE1 PIE2 PCON SCCON SCCON	80h 81h 82h 83h 84h 85h 86h 87h 88h 89h 8Ah 8Bh 8Ch 8Dh 8Eh	Indirect addr. <sup>(1)</sup> TMR0 PCL STATUS FSR PORTA PORTA PORTB PORTC PORTC INTCON EEDAT EEADR	100h 101h 102h 103h 104h 105h 106h 106h 108h 109h 10Ah 10Bh 10Ch	Indirect addr. <sup>(1)</sup> OPTION_REG PCL STATUS FSR TRISA TRISA TRISB TRISC PCLATH INTCON	180h 181h 182h 183h 184h 185h 186h 187h 188h 189h 18Ah
Indirect addi. 37         Other         Indirect addi. 37           TMR0         01h         OPT           PCL         02h         02h           STATUS         03h         S           FSR         04h         04h           PORTA         05h         1           PORTB         06h         1           PORTC         07h         1           PORTC         07h         1           O9h         09h         1           PCLATH         0Ah         Pi           NTCON         0Bh         IN           PIR1         0Ch         1           PIR2         0Dh         1           TMR1L         0Eh         F           TMR1H         0Fh         0S           T1CON         10h         0S           T1CON         10h         0S           SSPBUF         13h         SS           SSPCON         14h         SS           SSPCON         14h         SS           SSPCON         14h         SS           RCREG         1Ah         SF           RCREG         1Ah         SF           ADCON0	ION_REG PCL TATUS FSR TRISA TRISA TRISB TRISC CLATH JTCON PIE1 PIE2 PCON SCCON SCCON	81h 82h 83h 84h 85h 86h 87h 88h 89h 8Ah 8Bh 8Ch 8Dh 8Eb	TMR0 PCL STATUS FSR PORTA PORTB PORTC PORTC PORTC POLATH INTCON EEDAT EEADR	101h 102h 103h 104h 105h 106h 107h 108h 109h 10Ah 10Bh 10Ch	OPTION_REG PCL STATUS FSR TRISA TRISB TRISC PCLATH INTCON	1800 181h 182h 183h 184h 185h 186h 187h 188h 189h 18Ah
INIKO         OTH         OFF           PCL         02h	PCL TATUS FSR TRISA TRISA TRISB TRISC CLATH JTCON PIE1 PIE2 PCON SCCON SCCON	82h 83h 84h 85h 86h 87h 88h 89h 8Ah 8Bh 8Ch 8Dh 8Eb	PCL STATUS FSR PORTA PORTB PORTC PORTC PCLATH INTCON EEDAT EEADR	102h 103h 104h 105h 106h 107h 108h 109h 10Ah 10Bh 10Ch	PCL STATUS FSR TRISA TRISB TRISC PCLATH INTCON	182h 182h 183h 184h 185h 186h 187h 188h 189h 18Ah
FCL         0211           STATUS         03h         S           FSR         04h         1           PORTA         05h         1           PORTB         06h         1           PORTC         07h         1           PORTC         07h         1           PORTC         07h         1           O8h         09h         1           PORTC         07h         1           O9h         09h         1           PORTC         07h         1           O9h         09h         1           PIR1         0Ch         1           PIR2         0Dh         1           TMR1L         0Eh         F           TMR1H         0Fh         0S           T1CON         10h         0S           T1CON         10h         0S           SSPBUF         13h         SS           SSPCON         14h         SS           SSPCON         14h         SS           TXREG         19h         S           RCREG         1Ah         SF           RCREG         1Ah         SF	TATUS FSR TRISA TRISB TRISC CLATH JTCON PIE1 PIE2 PCON SCCON SCCON	83h 84h 85h 86h 87h 88h 89h 8Ah 8Bh 8Ch 8Dh 8Eb	STATUS FSR PORTA PORTB PORTC PORTC POLATH INTCON EEDAT EEADR	102h 103h 104h 105h 106h 107h 108h 109h 10Ah 10Bh 10Ch	STATUS FSR TRISA TRISB TRISC PCLATH INTCON	18211 183h 184h 185h 186h 187h 188h 188h 188h
STATUS         OSIT         S           FSR         04h	FSR FRISA TRISB TRISC CLATH JTCON PIE1 PIE2 PCON SCCON SCCON	84h 85h 86h 87h 88h 89h 8Ah 8Bh 8Ch 8Dh 8Eb	PORTA PORTA PORTB PORTC POLATH INTCON EEDAT EEADR	103h 105h 105h 106h 107h 108h 109h 10Ah 10Bh 10Ch	FSR TRISA TRISB TRISC PCLATH INTCON	183h 184h 185h 186h 187h 188h 189h 189h
PORTA         05h           PORTB         06h         1           PORTC         07h         1           08h         09h         1           PORTC         07h         1           08h         09h         1           PCLATH         0Ah         Pit           INTCON         0Bh         IN           PIR1         0Ch         1           PIR2         0Dh         1           TMR1L         0Eh         F           TMR1H         0Fh         03           T1CON         10h         05           T1CON         10h         05           SSPBUF         13h         SS           SSPCON         14h         SS           SSPCON         14h         SS           RCSTA         18h         1           TXREG         19h         S           RCREG         1Ah         SF           ADRESH         1Eh         AI           ADCON0         1Fh         AI           ADCON0         1Fh         AI	TRISA TRISB TRISC CLATH JTCON PIE1 PIE2 PCON SCCON SCCON	85h 86h 87h 88h 89h 8Ah 8Bh 8Ch 8Dh 8Eb	PORTA PORTB PORTC POLATH INTCON EEDAT EEADR	105h 106h 107h 108h 109h 10Ah 10Bh 10Ch	TRISA TRISB TRISC PCLATH INTCON	185h 186h 187h 188h 189h 18Ah
PORTB         O6h         T           PORTC         07h         T           08h         09h         09h           PCLATH         0Ah         Pi           INTCON         0Bh         IN           PIR1         0Ch         05h           TMR1L         0Eh         F           TMR1H         0Fh         05           T1CON         10h         05           T1CON         10h         05           SSPBUF         13h         SS           SSPBUF         13h         SS           SSPCON         14h         S5           SSPCON         14h         S5           RCSTA         18h         T           TXREG         19h         S           RCREG         1Ah         SF           ADRESH         1Eh         AI           ADCON0         1Fh         AI           ADCON0         1Fh         AI	TRISA TRISB TRISC CLATH JTCON PIE1 PIE2 PCON 3CCON SCCON	86h 87h 88h 89h 8Ah 8Bh 8Ch 8Dh 8Eb	PORTB PORTC POLATH INTCON EEDAT EEADR	106h 107h 108h 109h 10Ah 10Bh 10Ch	PCLATH	186h 187h 188h 189h 18Ah
PORTC         O7h         T           08h         09h         09h           PCLATH         0Ah         Pr           INTCON         0Bh         IN           PIR1         0Ch         00h           TMR1L         0Eh         F           TMR1H         0Fh         0S           T1CON         10h         0S           T1CON         10h         0S           SSPBUF         13h         SS           SSPCON         14h         SS           SSPCON         14h         SS           TXREG         19h         S           RCREG         1Ah         SF           TXREG         19h         S           RCREG         1Ah         SF           ADRESH         1Eh         AI           ADCON0         1Fh         AI	CLATH JTCON PIE1 PIE2 PCON SCCON SCCUNE	87h 88h 89h 8Ah 8Bh 8Ch 8Dh 8Eb	PORTC POLATH INTCON EEDAT EEADR	107h 108h 109h 10Ah 10Bh 10Ch	PCLATH INTCON	187h 188h 189h 18Ah
ORNO         ORN           08h         09h           PCLATH         0Ah         PI           INTCON         0Bh         IN           PIR1         0Ch         IN           PIR2         0Dh         IN           TMR1L         0Eh         F           TMR1H         0Fh         OS           T1CON         10h         OS           T1CON         10h         OS           SSPBUF         13h         SS           SSPCON         14h         SS           SSPCON         14h         SS           TXREG         19h         S           RCREG         1Ah         SF           TXREG         19h         S           RCREG         1Ah         SF           ADRESH         1Eh         AI           ADCON0         1Fh         AI           ADCON0         1Fh         AI	CLATH JTCON PIE1 PIE2 PCON SCCON SCCON	88h 89h 8Ah 8Bh 8Ch 8Dh 8Eb	PCLATH INTCON EEDAT EEADR	108h 109h 10Ah 10Bh 10Ch	PCLATH INTCON	188h 189h 18Ah
O9hO9hPCLATHOAhINTCONOBhINTCONOBhPIR1OChPIR2ODhTMR1LOEhFTMR1HOFhOST1CON10hOST1CON10hSSPBUF13hSSPCON14hSSPCON14hSSPCON14hSSPCON14hSSPCON14hSSPCON16hTXREG19hSRCREG1AhSF1BhADRESH1EhADCON01FhADCON0<	CLATH JTCON PIE1 PIE2 PCON SCCON SCCON	89h 8Ah 8Bh 8Ch 8Dh	PCLATH INTCON EEDAT EEADR	109h 10Ah 10Bh 10Ch	PCLATH INTCON	189h 18Ah
PCLATHOAhPIINTCON0BhINPIR10ChINPIR20DhINTMR1L0EhFTMR1H0FhOST1CON10hOST1CON10hOSSSPBUF13hSSSSPCON14hSSSSPCON14hSSTXREG19hSRCREG1AhSFCREG1AhSFADRESH1EhAIADCON01FhAICON20hGP20hG	CLATH NTCON PIE1 PIE2 PCON SCCON SCCON	8Ah 8Bh 8Ch 8Dh 8Eb	PCLATH INTCON EEDAT EEADR	10Ah 10Bh 10Ch	PCLATH INTCON	18Ah
INTCON         0Bh         IN           PIR1         0Ch         IN           PIR2         0Dh         IN           TMR1L         0Eh         F           TMR1H         0Fh         OS           T1CON         10h         OS           T1CON         10h         OS           SSPBUF         13h         SS           SSPCON         14h         SS           SSPCON         14h         SS           TXREG         19h         S           RCREG         1Ah         SF           RCREG         1Ah         SF           ADRESH         1Eh         AI           ADCON0         1Fh         AI           Q0h         G         P	VTCON PIE1 PIE2 PCON SCCON SCCON	8Bh 8Ch 8Dh 8Fh	INTCON EEDAT EEADR	10Bh 10Ch	INTCON	400
PIR1         0Ch           PIR2         0Dh           TMR1L         0Eh         F           TMR1H         0Fh         0S           T1CON         10h         0S           T1CON         10h         0S           SSPBUF         13h         SS           SSPCON         14h         SS           SSPCON         14h         SS           SSPCON         14h         SS           SRCREG         18h         T           TXREG         19h         S           RCREG         1Ah         SF           ADRESH         1Eh         AI           ADCON0         1Fh         AI           Q0h         G         P	PIE1 PIE2 PCON SCCON SCCON	8Ch 8Dh 8Eb	EEDAT EEADR	10Ch		INRU
PIR2         0Dh           TMR1L         0Eh         F           TMR1H         0Fh         0S           T1CON         10h         0S           T1CON         10h         0S           SSPBUF         13h         SS           SSPCON         14h         SS           15h         V         16h           17h         WI         SS           RCSTA         18h         T           TXREG         19h         SF           RCREG         1Ah         SF           ADRESH         1Eh         AI           ADCON0         1Fh         AI           20h         G         P	PIE2 PCON SCCON SCTUNE	8Dh 8Eh	EEADR		EECON1	18Ch
TMR1L         0Eh         F           TMR1H         0Fh         0S           T1CON         10h         0S           11h         12h         12h           SSPBUF         13h         SS           SSPCON         14h         SS           16h         17h         Wi           RCSTA         18h         T           TXREG         19h         SF           RCREG         1Ah         SF           1Ch         12h         SF           ADRESH         1Eh         AI           ADCON0         1Fh         AI           Q0h         G         P	PCON SCCON SCTUNE	8Fh		10Dh	EECON2 <sup>(1)</sup>	18Dh
TMR1H         0Fh         OS           T1CON         10h         OS           11h         12h         11h           SSPBUF         13h         SS           SSPCON         14h         SS           SSPCON         14h         SS           15h         W         16h           17h         WI         SS           RCSTA         18h         T           TXREG         19h         SS           RCREG         1Ah         SF           1Ch         1         Dh           ADRESH         1Eh         AI           ADCON0         1Fh         AI           20h         G         P	SCCON SCTUNE		EEDATH <sup>(3)</sup>	10Eh		18Eh
T1CON         10h         OS           11h         11h         12h           SSPBUF         13h         SS           SSPCON         14h         SS           15h         V         16h           17h         With         SS           RCSTA         18h         T           TXREG         19h         SF           RCREG         1Ah         SF           1Ch         12h         SF           ADRESH         1Eh         AI           ADCON0         1Fh         AI           20h         G         P	SCTUNE	8Fh	EEADRH <sup>(3)</sup>	10Fh		18Fh
11h           12h           SSPBUF         13h           SSPCON         14h           15h         V           16h         17h           TXREG         19h           SSRCEG         1Ah           1Bh         BA           1Ch         10h           ADRESH         1Eh           ADCON0         1Fh           ADCON0         1Fh		90h		110h		190h
12h           SSPBUF         13h         SS           SSPCON         14h         SS           15h         V           16h         1           17h         Wi           RCSTA         18h         T           TXREG         19h         S           RCREG         1Ah         SF           1Ch         1         BA           1Dh         1         AI           ADRESH         1Eh         AI           20h         G         P		91h		111h		191h
SSPBUF13hSSSSPCON14hSS15hV15h16h17hWIRCSTA18hTTXREG19hSSRCREG1AhSF1BhBA1Ch1DhADRESH1EhAIADCON01FhAI20hGP		92h		112h		192h
SSPCON14hSSSSPCON15hW15hW16h16h17hWIRCSTA18hTTXREG19hSFRCREG1AhSF1BhBA1Ch1DhADRESH1EhAIADCON01FhAI20hGP	PADD <sup>(2)</sup>	93h		113h		193h
15hV16h17h17hRCSTA18hTXREG19hSRCREG1AhSF1BhBA1Ch1DhADRESH1EhADCON01FhADCON01FhADCON01FhADCON01FhADCON0	SPSTAT	94h		114h		194h
16h17hWiRCSTA18hTTXREG19hSRCREG1AhSF1BhBA1Ch11Dh1ADRESH1EhAIADCON01FhAI20hGP	NPUA	95h	WPUB	115h		195h
17hWiRCSTA18hTTXREG19hSRCREG1AhSF1BhBA1Ch11Dh1ADRESH1EhAIADCON01FhAI20hGP	IOCA	96h	IOCB	116h		196h
RCSTA18hTTXREG19hSRCREG1AhSF1BhBA1Ch1Ch1DhADRESHADRESH1EhADCON01FhADCON01FhADR20hGP	DTCON	97h		117h		197h
TXREG19hSRCREG1AhSF1BhBA1Ch1Ch1Dh1DhADRESH1EhAIADCON01FhAI20hGP	TXSTA	98h	VRCON	118h		198h
RCREG1AhSF1BhBA1Ch1DhADRESH1EhADCON01FhADCON01FhQ0hGP	PBRG	99h	CM1CON0	119h		199h
1BhBA1Ch1Dh1Dh1DhADRESH1EhADCON01FhAI20hGP	PBRGH	9Ah	CM2CON0	11Ah		19Ah
1Ch1DhADRESH1EhADCON01FhAI20hGP	UDCTL	9Bh	CM2CON1	11Bh		19Bh
1DhADRESH1EhADCON01Fh20hGP		9Ch		11Ch		19Ch
ADRESH 1Eh Al ADCON0 1Fh Al 20h G P		9Dh		11Dh		19Dh
ADCON0 1Fh AI 20h G P	DRESL	9Eh	ANSEL	11Eh	SRCON	19Eh
20h G	DCON1	9Fh	ANSELH	11Fh		19Fh
P	eneral	A0h		120h		1A0h
	urpose		General			1
General R	egister		Purpose			1
Purpose 32	2 Bytes	BFh	80 Bytes			1
Register 48	3 Bytes	C0h	(PIC16F689			1
(PIC	C16F689		only)			1
96 Bytes	only)	EFh				1
ac	cesses	F0h	accesses	170h	accesses	1F0h
7Fh 70	Uh-7Fh	FFh	70h-7Fh	17Fh	70h-7Fh	1FFh
Bank 0 E	Bank 1		Bank 2		Bank 3	
<ul><li>Unimplemented data me</li><li>International of the second second</li></ul>		ons, read a	ıs '0'.			
2: Address 93h also acces	emory locati	P Mask (SS	PMSK) register u	nder certai	n conditions.	
See Registers 13-2 and	emory locati ses the SSF	ore details.				

### 2.2.2.8 PCON Register

The Power Control (PCON) register (see Register 2-8) contains flag bits to differentiate between a:

- Power-on Reset (POR)
- Brown-out Reset (BOR)
- Watchdog Timer Reset (WDT)
- External MCLR Reset

The PCON register also controls the Ultra Low-Power Wake-up and software enable of the BOR.

#### REGISTER 2-8: PCON: POWER CONTROL REGISTER

U-0	U-0	R/W-0	R/W-1	U-0	U-0	R/W-0	R/W-x
—	—	ULPWUE	SBOREN <sup>(1)</sup>	—	—	POR	BOR
bit 7							bit 0

Legend:											
R = Reada	ble bit	W = Writable bit	U = Unimplemented bit,	read as '0'							
-n = Value	at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown							
bit 7-6	Unimple	Unimplemented: Read as '0'									
bit 5	ULPWUE	ULPWUE: Ultra Low-Power Wake-up Enable bit									
	1 = Ultra 0 = Ultra	Low-Power Wake-up enable Low-Power Wake-up disable	Power Wake-up enabled Power Wake-up disabled								
bit 4	SBOREN	: Software BOR Enable bit	1)								
1 = BOR er 0 = BOR di		enabled disabled									
bit 3-2	Unimple	mented: Read as '0'									
bit 1	POR: Pov	wer-on Reset Status bit									
	1 = No Po 0 = A Pov	ower-on Reset occurred ver-on Reset occurred (mus	st be set in software after a Po	wer-on Reset occurs)							
bit 0	BOR: Bro	own-out Reset Status bit									
	1 = No Bi 0 = A Bro	own-out Reset occurred wn-out Reset occurred (mu	st be set in software after a Br	own-out Reset occurs)							

**Note 1:** BOREN<1:0> = 01 in the Configuration Word register for this bit to control the  $\overline{BOR}$ .

## 3.6 Clock Switching

The system clock source can be switched between external and internal clock sources via software using the System Clock Select (SCS) bit of the OSCCON register.

### 3.6.1 SYSTEM CLOCK SELECT (SCS) BIT

The System Clock Select (SCS) bit of the OSCCON register selects the system clock source that is used for the CPU and peripherals.

- When the SCS bit of the OSCCON register = 0, the system clock source is determined by configuration of the FOSC<2:0> bits in the Configuration Word register (CONFIG).
- When the SCS bit of the OSCCON register = 1, the system clock source is chosen by the internal oscillator frequency selected by the IRCF<2:0> bits of the OSCCON register. After a Reset, the SCS bit of the OSCCON register is always cleared.
- Note: Any automatic clock switch, which may occur from Two-Speed Start-up or Fail-Safe Clock Monitor, does not update the SCS bit of the OSCCON register. The user can monitor the OSTS bit of the OSCCON register to determine the current system clock source.

## 3.6.2 OSCILLATOR START-UP TIME-OUT STATUS (OSTS) BIT

The Oscillator Start-up Time-out Status (OSTS) bit of the OSCCON register indicates whether the system clock is running from the external clock source, as defined by the FOSC<2:0> bits in the Configuration Word register (CONFIG), or from the internal clock source. In particular, OSTS indicates that the Oscillator Start-up Timer (OST) has timed out for LP, XT or HS modes.

### 3.7 Two-Speed Clock Start-up Mode

Two-Speed Start-up mode provides additional power savings by minimizing the latency between external oscillator start-up and code execution. In applications that make heavy use of the Sleep mode, Two-Speed Start-up will remove the external oscillator start-up time from the time spent awake and can reduce the overall power consumption of the device.

This mode allows the application to wake-up from Sleep, perform a few instructions using the INTOSC as the clock source and go back to Sleep without waiting for the primary oscillator to become stable.

Note: Executing a SLEEP instruction will abort the oscillator start-up time and will cause the OSTS bit of the OSCCON register to remain clear. When the Oscillator module is configured for LP, XT or HS modes, the Oscillator Start-up Timer (OST) is enabled (see **Section 3.4.1 "Oscillator Start-up Timer (OST)"**). The OST will suspend program execution until 1024 oscillations are counted. Two-Speed Start-up mode minimizes the delay in code execution by operating from the internal oscillator as the OST is counting. When the OST count reaches 1024 and the OSTS bit of the OSCCON register is set, program execution switches to the external oscillator.

## 3.7.1 TWO-SPEED START-UP MODE CONFIGURATION

Two-Speed Start-up mode is configured by the following settings:

- IESO (of the Configuration Word register) = 1; Internal/External Switchover bit (Two-Speed Startup mode enabled).
- SCS (of the OSCCON register) = 0.
- FOSC<2:0> bits in the Configuration Word register (CONFIG) configured for LP, XT or HS mode.

Two-Speed Start-up mode is entered after:

- Power-on Reset (POR) and, if enabled, after Power-up Timer (PWRT) has expired, or
- Wake-up from Sleep.

If the external clock oscillator is configured to be anything other than LP, XT or HS mode, then Twospeed Start-up is disabled. This is because the external clock oscillator does not require any stabilization time after POR or an exit from Sleep.

#### 3.7.2 TWO-SPEED START-UP SEQUENCE

- 1. Wake-up from Power-on Reset or Sleep.
- Instructions begin execution by the internal oscillator at the frequency set in the IRCF<2:0> bits of the OSCCON register.
- 3. OST enabled to count 1024 clock cycles.
- 4. OST timed out, wait for falling edge of the internal oscillator.
- 5. OSTS is set.
- 6. System clock held low until the next falling edge of new clock (LP, XT or HS mode).
- 7. System clock is switched to external clock source.





TABLE 3-2: SUMMARY OF REGISTERS ASSOCIATED WITH CLOCK SOURCES

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets <sup>(1)</sup>
CONFIG <sup>(2)</sup>	CPD	CP	MCLRE	PWRTE	WDTE	FOSC2	FOSC1	FOSC0	_	_
OSCCON	—	IRCF2	IRCF1	IRCF0	OSTS	HTS	LTS	SCS	-110 x000	-110 x000
OSCTUNE	—	—	—	TUN4	TUN3	TUN2	TUN1	TUN0	0 0000	u uuuu
PIE1	—	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	-000 0000	-000 0000
PIR1	_	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	-000 0000	-000 0000

**Legend:** x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by oscillators.

Note 1: Other (non Power-up) Resets include MCLR Reset and Watchdog Timer Reset during normal operation.

2: See Configuration Word register (Register 14-1) for operation of all register bits.

## 6.12 Timer1 Control Register

The Timer1 Control register (T1CON), shown in Register 6-1, is used to control Timer1 and select the various features of the Timer1 module.

### REGISTER 6-1: T1CON: TIMER 1 CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
T1GINV <sup>(1</sup>	) TMR1GE <sup>(2)</sup>	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N			
bit 7							bit 0			
Legend:										
R = Readal	ble bit	W = Writable	bit	U = Unimplem	ented bit, read	l as '0'				
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is clea	red	x = Bit is unknown				
bit 7 <b>T1GINV:</b> Timer1 Gate Invert bit <sup>(1)</sup> 1 = Timer1 gate is active-high (Timer1 counts when Timer1 gate signal is high) 0 = Timer1 gate is active-low (Timer1 counts when gate is low)										
bit 6	<ul> <li>0 = Timer1 gate is active-low (Timer1 counts when gate is low)</li> <li>TMR1GE: Timer1 Gate Enable bit<sup>(2)</sup></li> <li>If TMR1ON = 0:</li> <li>This bit is ignored</li> <li>If TMR1ON = 1:</li> <li>1 = Timer1 counting is controlled by the Timer1 Gate function</li> <li>0 = Timer1 is always counting</li> </ul>									
bit 5-4	<b>T1CKPS&lt;1:0</b> : 11 = 1:8 Pres 10 = 1:4 Pres 01 = 1:2 Pres 00 = 1:1 Pres	<b>T1CKPS&lt;1:0&gt;:</b> Timer1 Input Clock Prescale Select bits 11 = 1:8 Prescale Value 10 = 1:4 Prescale Value 01 = 1:2 Prescale Value 00 = 1:1 Prescale Value								
bit 3	T1OSCEN: LI <u>If INTOSC wit</u> 1 = LP oscillat 0 = LP oscillat <u>Else:</u> This bit is igno	T1OSCEN: LP Oscillator Enable Control bit <u>If INTOSC without CLKOUT oscillator is active:</u> 1 = LP oscillator is enabled for Timer1 clock 0 = LP oscillator is off <u>Else:</u> This bit is ignored								
bit 2	<b>TISYNC:</b> Timer1 External Clock Input Synchronization Control bit $\frac{\text{TMR1CS} = 1}{2}$ 1 = Do not synchronize external clock input 0 = Synchronize external clock input $\frac{\text{TMR1CS} = 0}{2}$ This bit is ignored. Timer1 uses the internal clock									
bit 1	<b>TMR1CS:</b> Tim 1 = External c 0 = Internal cl	her1 Clock Sou lock from T1C ock (FOSC/4)	rce Select bit KI pin (on the	rising edge)						
bit 0	<b>TMR1ON:</b> Tin 1 = Enables T 0 = Stops Tim	ner1 On bit ïmer1 er1								
Note 1: 2:	T1GINV bit inverts TMR1GE bit must register, as a Time	the Timer1 ga be set to use e r1 gate source	te logic, regar ither T1G pin o	dless of source. or C2OUT, as se	lected by the	T1GSS bit of th	e CM2CON1			

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
C1VREN	C2VREN	VRR	VP6EN	VR3	VR2	VR1	VR0			
bit 7							bit 0			
Legend:										
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'						
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unki	nown			
bit 7	C1VREN: Co	mparator 1 Vol	tage Referenc	e Enable bit						
	1 = CVREF circuit powered on and routed to C1VREF input of Comparator C1									
	0 = 0.6 Volt c	onstant referen	ce routed to C	1VREF input o	f Comparator C	:1				
bit 6	C2VREN: Co	mparator 2 Vol	tage Referenc	e Enable bit						
	1 = CVREF cir	cuit powered o	n and routed t	O C2VREF inpu	It of Comparato	or C2				
	0 = 0.6 Volt C	onstant referen	ce routed to C	2VREF input o	r Comparator C	2				
bit 5	VRR: CVREF	Range Selection	on bit							
	1 = Low range	e								
hit 4		Deference En	abla bit							
DIL 4		Reference En								
	1 = Enabled 0 = Disabled									
bit 3-0	VR<3:0>: Co	mparator Volta	ne Reference	CVREE Value S	Selection bits (0	< VR<3.0> <	15)			
bit 0 0	When VRR =	$1 \cdot CVREE = (V)$	ge ((eierenee) R∠3·0⊳/24) * \	ערבו ענומט ע חח/			10)			
	When VRR =	$\underline{0}$ : CVREF = VD	D/4 + (VR<3:0	)>/32) * VDD						

## REGISTER 8-5: VRCON: VOLTAGE REFERENCE CONTROL REGISTER

## TABLE 8-2:SUMMARY OF REGISTERS ASSOCIATED WITH THE COMPARATOR AND VOLTAGE<br/>REFERENCE MODULES

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
ANSEL	ANS7	ANS6	ANS5	ANS4	ANS3	ANS2	ANS1	ANS0	1111 1111	1111 1111
CM1CON0	C10N	C10UT	C10E	C1POL	—	C1R	C1CH1	C1CH0	0000 -000	0000 0000
CM2CON0	C2ON	C2OUT	C2OE	C2POL	—	C2R	C2CH1	C2CH0	0000 -000	0000 -000
CM2CON1	MC1OUT	MC2OUT		_	—	—	T1GSS	C2SYNC	0010	0010
INTCON	GIE	PEIE	TOIE	INTE	RABIE	T0IF	INTF	RABIF	x000 000x	x000 000x
PIE2	OSFIE	C2IE	C1IE	EEIE	—	—	—	_	0000	0000
PIR2	OSFIF	C2IF	C1IF	EEIF	—	—	—	—	0000	0000
PORTA	—	—	RA5	RA4	RA3	RA2	RA1	RA0	xx xxxx	uu uuuu
PORTC	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	xxxx xxxx	uuuu uuuu
SRCON	SR1	SR0	C1SEN	C2REN	PULSS	PULSR	—	_	0000 00	0000 00
TRISA	_	_	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	11 1111	11 1111
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	1111 1111	1111 1111
VRCON	C1VREN	C2VREN	VRR	VP6EN	VR3	VR2	VR1	VR0	0000 0000	0000 0000

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used for comparator.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0						
ADFM	VCFG	CHS3	CHS2	CHS1	CHS0	GO/DONE	ADON						
bit 7							bit 0						
Legend:													
R = Readab	ole bit	W = Writable	bit	U = Unimple	U = Unimplemented bit, read as '0'								
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	Iown						
bit 7	ADFM: A/D C	ADFM: A/D Conversion Result Format Select bit											
	1 = Right just 0 = Left justifi	ified ed											
bit 6	VCFG: Voltag	ge Reference b	it										
	1 = VREF pin												
	0 = VDD												
bit 5-2	CHS<3:0>: A	nalog Channe	el Select bits										
	0000 = AN0												
	0001 = AN1												
	0010 = AN2												
	0011 = AN3												
	0100 = AN4												
	0101 = AN6												
	0111 = AN7												
	1000 <b>= AN8</b>												
	1001 <b>= AN9</b>												
	1010 = AN10	)											
	1011 = AN11												
	1100 = CVRE	F											
	1101 = 0.6V	Fixed Voltage I	Reference										
	1110 = Rese	rved. Do not us	se.										
1.1.4	1111 = Rese	rvea. Do not us	se.										
DIT 1	GO/DONE: A	/D Conversion	Status bit										
	1 = A/D CONV	ersion cycle in	progress. Set	ting this bit star	ts an A/D conv	ersion cycle.	tod						
	0 = A/D converts	ersion complete	ed/not in prog	ress	ie A/D convers	ion has complet	lea.						
hit 0		Enable bit	sa/not in prog	1000									
	$\perp = ADC$ is ef 0 = ADC is di	sabled and cor	sumes no on	erating current									
				erating our offe									

### REGISTER 9-1: ADCON0: A/D CONTROL REGISTER 0

#### **REGISTER 9-3:** ADRESH: ADC RESULT REGISTER HIGH (ADRESH) ADFM = 0

| R/W-x  |
|--------|--------|--------|--------|--------|--------|--------|--------|
| ADRES9 | ADRES8 | ADRES7 | ADRES6 | ADRES5 | ADRES4 | ADRES3 | ADRES2 |
| bit 7  |        |        |        |        |        |        | bit 0  |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as	s 'O'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0

**ADRES<9:2>**: ADC Result Register bits Upper eight bits of 10-bit conversion result

#### **REGISTER 9-4:** ADRESL: ADC RESULT REGISTER LOW (ADRESL) ADFM = 0

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
ADRES1	ADRES0	—	—	—	—	—	—
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as	s 'O'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-6	ADRES<1:0>: ADC Result Register bits
	Lower two bits of 10-bit conversion result
bit 5-0	Reserved: Do not use.

#### REGISTER 9-5: ADRESH: ADC RESULT REGISTER HIGH (ADRESH) ADFM = 1

R/W-x	R/W-x						
—	—	—	—	—	—	ADRES9	ADRES8
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as	; '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-2 Reserved: Do not use.

bit 1-0 ADRES<9:8>: ADC Result Register bits Upper two bits of 10-bit conversion result

### REGISTER 9-6: ADRESL: ADC RESULT REGISTER LOW (ADRESL) ADFM = 1

| R/W-x  |
|--------|--------|--------|--------|--------|--------|--------|--------|
| ADRES7 | ADRES6 | ADRES5 | ADRES4 | ADRES3 | ADRES2 | ADRES1 | ADRES0 |
| bit 7  |        |        |        |        |        |        | bit 0  |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as	s 'O'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 ADRES<7:0>: ADC Result Register bits

Lower eight bits of 10-bit conversion result

### REGISTER 11-2: ECCPAS: ENHANCED CAPTURE/COMPARE/PWM AUTO-SHUTDOWN CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ECCPASE	ECCPAS2	ECCPAS1	ECCPAS0	PSSAC1	PSSAC0	PSSBD1	PSSBD0
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'	
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 7 <b>ECCPASE:</b> ECCP Auto-Shutdown Event Status bit 1 = A shutdown event has occurred; ECCP outputs are in shutdown state 0 = ECCP outputs are operating							
bit 6-4	ECCPAS<2:0 000 =Auto-Sł 001 =Compar 010 =Compar 011 =Either C 100 =VIL on I 101 =VIL on I 110 =VIL on I 111 =VIL on I	ECCP Auto nutdown is disa rator C1 output rator C2 output Comparators ou NT pin NT pin or Com NT pin or Com NT pin or eithe	-shutdown Sou bled high high <sup>(1)</sup> utput is high parator C1 out parator C2 out r Comparators	urce Select bits put high put high output is high	5		
bit 3-2	2 PSSACn: Pins P1A and P1C Shutdown State Control bits 00 = Drive pins P1A and P1C to '0' 01 = Drive pins P1A and P1C to '1' 1x = Pins P1A and P1C tri-state						
bit 1-0	<b>PSSBDn:</b> Pins P1B and P1D Shutdown State Control bits 00 = Drive pins P1B and P1D to '0' 01 = Drive pins P1B and P1D to '1' 1x = Pins P1B and P1D tri-state						
Note 1: If C	2SYNC is enal	oled, the shutde	own will be del	ayed by Timer	1.		

Note 1:	The auto-shutdown condition is a level-
	based signal, not an edge-based signal.
	As long as the level is present, the auto-
	shutdown will persist.

- 2: Writing to the ECCPASE bit is disabled while an auto-shutdown condition persists.
- **3:** Once the auto-shutdown condition has been removed and the PWM restarted (either through firmware or auto-restart) the PWM signal will always restart at the beginning of the next PWM period.



## FIGURE 11-19: SIMPLIFIED STEERING BLOCK DIAGRAM

### 12.1.2.4 Receive Framing Error

Each character in the receive FIFO buffer has a corresponding framing error Status bit. A framing error indicates that a Stop bit was not seen at the expected time. The framing error status is accessed via the FERR bit of the RCSTA register. The FERR bit represents the status of the top unread character in the receive FIFO. Therefore, the FERR bit must be read before reading the RCREG.

The FERR bit is read-only and only applies to the top unread character in the receive FIFO. A framing error (FERR = 1) does not preclude reception of additional characters. It is not necessary to clear the FERR bit. Reading the next character from the FIFO buffer will advance the FIFO to the next character and the next corresponding framing error.

The FERR bit can be forced clear by clearing the SPEN bit of the RCSTA register which resets the EUSART. Clearing the CREN bit of the RCSTA register does not affect the FERR bit. A framing error by itself does not generate an interrupt.

Note:	If all receive characters in the receive
	FIFO have framing errors, repeated reads
	of the RCREG will not clear the FERR bit.

#### 12.1.2.5 Receive Overrun Error

The receive FIFO buffer can hold two characters. An overrun error will be generated If a third character, in its entirety, is received before the FIFO is accessed. When this happens the OERR bit of the RCSTA register is set. The characters already in the FIFO buffer can be read but no additional characters will be received until the error is cleared. The error must be cleared by either clearing the CREN bit of the RCSTA register or by resetting the EUSART by clearing the SPEN bit of the RCSTA register.

#### 12.1.2.6 Receiving 9-bit Characters

The EUSART supports 9-bit character reception. When the RX9 bit of the RCSTA register is set the EUSART will shift nine bits into the RSR for each character received. The RX9D bit of the RCSTA register is the ninth and Most Significant data bit of the top unread character in the receive FIFO. When reading 9-bit data from the receive FIFO buffer, the RX9D data bit must be read before reading the eight Least Significant bits from the RCREG.

### 12.1.2.7 Address Detection

A special Address Detection mode is available for use when multiple receivers share the same transmission line, such as in RS-485 systems. Address detection is enabled by setting the ADDEN bit of the RCSTA register.

Address detection requires 9-bit character reception. When address detection is enabled, only characters with the ninth data bit set will be transferred to the receive FIFO buffer, thereby setting the RCIF interrupt bit. All other characters will be ignored.

Upon receiving an address character, user software determines if the address matches its own. Upon address match, user software must disable address detection by clearing the ADDEN bit before the next Stop bit occurs. When user software detects the end of the message, determined by the message protocol used, software places the receiver back into the Address Detection mode by setting the ADDEN bit.

### 12.3.2 AUTO-WAKE-UP ON BREAK

During Sleep mode, all clocks to the EUSART are suspended. Because of this, the Baud Rate Generator is inactive and a proper character reception cannot be performed. The Auto-Wake-up feature allows the controller to wake-up due to activity on the RX/DT line. This feature is available only in Asynchronous mode.

The Auto-Wake-up feature is enabled by setting the WUE bit of the BAUDCTL register. Once set, the normal receive sequence on RX/DT is disabled, and the EUSART remains in an Idle state, monitoring for a wake-up event independent of the CPU mode. A wake-up event consists of a high-to-low transition on the RX/DT line. (This coincides with the start of a Sync Break or a wake-up signal character for the LIN protocol.)

The EUSART module generates an RCIF interrupt coincident with the wake-up event. The interrupt is generated synchronously to the Q clocks in normal CPU operating modes (Figure 12-7), and asynchronously if the device is in Sleep mode (Figure 12-8). The interrupt condition is cleared by reading the RCREG register.

The WUE bit is automatically cleared by the low-to-high transition on the RX line at the end of the Break. This signals to the user that the Break event is over. At this point, the EUSART module is in Idle mode waiting to receive the next character.

#### 12.3.2.1 Special Considerations

#### Break Character

To avoid character errors or character fragments during a wake-up event, the wake-up character must be all zeros.

When the wake-up is enabled the function works independent of the low time on the data stream. If the WUE bit is set and a valid non-zero character is received, the low time from the Start bit to the first rising edge will be interpreted as the wake-up event. The remaining bits in the character will be received as a fragmented character and subsequent characters can result in framing or overrun errors.

Therefore, the initial character in the transmission must be all '0's. This must be ten or more bit times, 13-bit times recommended for LIN bus, or any number of bit times for standard RS-232 devices.

#### Oscillator Startup Time

Oscillator start-up time must be considered, especially in applications using oscillators with longer start-up intervals (i.e., LP, XT or HS/PLL mode). The Sync Break (or wake-up signal) character must be of sufficient length, and be followed by a sufficient interval, to allow enough time for the selected oscillator to start and provide proper initialization of the EUSART.

#### WUE Bit

The wake-up event causes a receive interrupt by setting the RCIF bit. The WUE bit is cleared in hardware by a rising edge on RX/DT. The interrupt condition is then cleared in software by reading the RCREG register and discarding its contents.

To ensure that no actual data is lost, check the RCIDL bit to verify that a receive operation is not in process before setting the WUE bit. If a receive operation is not occurring, the WUE bit may then be set just prior to entering the Sleep mode.

#### FIGURE 12-7: AUTO-WAKE-UP BIT (WUE) TIMING DURING NORMAL OPERATION

04001	www.	nininin.	pinnin.	51	hununun	uhunuh	uninunin	uninn.	hupuhuni	ΪЩ,	ninuniny	nininini;
	- 83 set by 9	939 <u>8</u>	5 	:	: 	: 	:	3 	, ; , ;	; ;		Classed
9403 b8	••••••		** 5	1		5		-				······
: RX:87111346			; ;;	: 	: 	Theorem	1		. : 	i de		: 
			: :	: 2 : 2	4444444444444 :	Messen interry			20002000000000000000000000000000000000			
8083			·		·	, 	ану на		••••••••••••••••••••••••••••••••••••••	······	· · · · · · · · · · · · · · · · · · ·	
			:	÷	:		1.	<i>.</i>	ାର ପ୍ରତମ ନାଡ୍ଡର	2013	salace ini	-
377	annannanna	11111111111111111111111111111111111111	77777777777777777777777777777777777777	HUU.	WARRANNA AMARIANA	UMAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA	91111111111111111111111111111111111111	99999999999999999999999999999999999999	19.11111111111111111111111111111111111	aan a		ANTAN MANA

DECFSZ	Decrement f, Skip if 0				
Syntax:	[label] DECFSZ f,d				
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$				
Operation:	(f) - 1 $\rightarrow$ (destination); skip if result = 0				
Status Affected:	None				
Description:	The contents of register 'f' are decremented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'. If the result is '1', the next instruction is executed. If the result is '0', then a NOP is executed instead, making it a 2-cycle instruction.				

Syntax:	[ label ] INCFSZ f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	(f) + 1 $\rightarrow$ (destination), skip if result = 0
Status Affected:	None
Description:	The contents of register 'f' are incremented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'. If the result is '1', the next instruction is executed. If the result is '0', a NOP is executed instead, making it a 2-cycle instruction.

Increment f, Skip if 0

INCFSZ

GOTO	Unconditional Branch					
Syntax:	[ <i>label</i> ] GOTO k					
Operands:	$0 \leq k \leq 2047$					
Operation:	$k \rightarrow PC<10:0>$ PCLATH<4:3> $\rightarrow$ PC<12:11>					
Status Affected:	None					
Description:	GOTO is an unconditional branch. The 11-bit immediate value is loaded into PC bits <10:0>. The upper bits of PC are loaded from PCLATH<4:3>. GOTO is a 2-cycle instruction.					

IORLW	Inclusive OR literal with W						
Syntax:	[ <i>label</i> ] IORLW k						
Operands:	$0 \leq k \leq 255$						
Operation:	(W) .OR. $k \rightarrow$ (W)						
Status Affected:	Z						
Description:	The contents of the W register are OR'ed with the 8-bit literal 'k'. The result is placed in the W register.						

INCF	Increment f						
Syntax:	[ <i>label</i> ] INCF f,d						
$\begin{array}{llllllllllllllllllllllllllllllllllll$							
Operation:	(f) + 1 $\rightarrow$ (destination)						
Status Affected:	Z						
Description:	The contents of register 'f' are incremented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.						

IORWF	Inclusive OR W with f
Syntax:	[ <i>label</i> ] IORWF f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	(W) .OR. (f) $\rightarrow$ (destination)
Status Affected:	Z
Description:	Inclusive OR the W register with register 'f'. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.

### 17.5 Thermal Considerations

Standard Operating Conditions (unless otherwise stated)         Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$									
Param No.	Sym.	Characteristic	Тур.	Units	Conditions				
TH01	θJA	Thermal Resistance	62.4	C/W	20-pin PDIP package				
		Junction to Ambient	85.2	C/W	20-pin SOIC package				
			108.1	C/W	20-pin SSOP package				
			40	C/W	20-pin QFN 4x4mm package				
TH02	θJC	Thermal Resistance	28.1	C/W	20-pin PDIP package				
		Junction to Case	24.2	C/W	20-pin SOIC package				
			32.2	C/W	20-pin SSOP package				
			2.5	C/W	20-pin QFN 4x4mm package				
TH03	TDIE	Die Temperature	150	С	For derated power calculations				
TH04	PD	Power Dissipation	—	W	PD = PINTERNAL + PI/O				
TH05	PINTERNAL	Internal Power Dissipation	_	W	PINTERNAL = IDD x VDD (Note 1)				
TH06	Pi/o	I/O Power Dissipation	_	W	$PI/O = \Sigma (IOL * VOL) + \Sigma (IOH * (VDD - VOH))$				
TH07	Pder	Derated Power	—	W	PDER = PDMAX (TDIE - TA)/θJA (Note 2, 3)				

Note 1: IDD is current to run the chip alone without driving any load on the output pins.

**2:** TA = Ambient Temperature.

**3:** Maximum allowable power dissipation is the lower value of either the absolute maximum total power dissipation or derated power.

### 17.6 Timing Parameter Symbology

The timing parameter symbols have been created with one of the following formats:

- 1. TppS2ppS
- 2. TppS

т			
F	Frequency	Т	Time
Lowerc	case letters (pp) and their meanings:		
рр			
сс	CCP1	OSC	OSC1
ck	CLKOUT	rd	RD
cs	CS	rw	RD or WR
di	SDI	SC	SCK
do	SDO	SS	SS
dt	Data in	tO	TOCKI
io	I/O Port	t1	T1CKI
mc	MCLR	wr	WR
Upperc	case letters and their meanings:		
S			
F	Fall	Р	Period
Н	High	R	Rise
I	Invalid (High-impedance)	V	Valid
L	Low	Z	High-impedance

#### FIGURE 17-3: LOAD CONDITIONS



Param	Device	Unito	Min	Turn	Max		Condition	
No.	Characteristics	Units	IVIIII.	Typ.	IVIAX.	Vdd	Note	
D020E	Power Down Base	—	_	27		2.1	IPD Base: WDT, BOR,	
	Current (IPD)	_	_	29	μA	3.0	Comparators, VREF and	
		—	_	32		5.0	T1osc disabled	
D021E		_		55		2.1		
		—		59	μΑ	3.0	WDT Current	
		—	_	69		5.0		
D022E		_		75		3.0		
				147	μΑ	5.0	BOR Current	
D023E		_		73		2.1	Comparator ourrant both	
		—		117	μA	3.0	comparator current, both	
		—	_	235		5.0	comparatoro onabioa	
D024E		—	_	102	μΑ	2.1		
		—	_	128		3.0	CVREF current, high range	
		—	_	170		5.0		
D024AE		—	_	133		2.1		
		—	_	167	μA	3.0	CVREF current, low range	
		—	_	222		5.0		
D025E		—	_	36		2.1		
		—	_	41	μA	3.0	T10SC current, 32 kHz	
		—	_	47		5.0		
D026E		—	_	22		3.0	Analog-to-Digital current,	
		—		24	μΑ	5.0	no conversion in progress	
D027E			_	189		3.0	VP6 current (Fixed Voltage	
			_	250	μΑ	5.0	Reference)	

# TABLE 17-20: DC CHARACTERISTICS FOR IPD SPECIFICATIONS FOR PIC16F685/687/689/690-H (High Temp.) (High Temp.)

#### TABLE 17-21: LEAKAGE CURRENT SPECIFICATIONS FOR PIC16F685/687/689/690-H (High Temp.)

Param No.	Sym.	Characteristic	Min.	Тур.	Max.	Units	Conditions
D061	lı∟	Input Leakage Current <sup>(1)</sup> (RA3/MCLR)	_	±0.5	±5.0	μA	$Vss \leq V \text{PIN} \leq V \text{DD}$
D062	lı∟	Input Leakage Current <sup>(2)</sup> (RA3/MCLR)	50	250	400	μA	VDD = 5.0V

**Note 1:** This specification applies when RA3/MCLR is configured as an input with the pull-up disabled. The leakage current for the RA3/MCLR pin is higher than for the standard I/O port pins.

2: This specification applies when RA3/MCLR is configured as the MCLR reset pin function with the weak pull-up enabled.

#### TABLE 17-22: DATA EEPROM MEMORY ENDURANCE SPECIFICATIONS FOR PIC16F685/687/689/690-H (High Temp.)

Param No.	Sym.	Characteristic	Min.	Тур.	Max.	Units	Conditions
D120A	ED	Byte Endurance	5K	50K	—	E/W	$126^{\circ}C \leq TA \leq 150^{\circ}C$





