Microchip Technology - PIC16F690T-I/SO Datasheet





Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Product Status | Active |
|----------------------------|---|
| Core Processor | PIC |
| Core Size | 8-Bit |
| Speed | 20MHz |
| Connectivity | I ² C, SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, POR, PWM, WDT |
| Number of I/O | 18 |
| Program Memory Size | 7KB (4K x 14) |
| Program Memory Type | FLASH |
| EEPROM Size | 256 x 8 |
| RAM Size | 256 x 8 |
| Voltage - Supply (Vcc/Vdd) | 2V ~ 5.5V |
| Data Converters | A/D 12x10b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 20-SOIC (0.295", 7.50mm Width) |
| Supplier Device Package | 20-SOIC |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/pic16f690t-i-so |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

| Address Indirect addr. (1) 00h Indirect TMR0 01h OPT PCL 02h 02h STATUS 03h S FSR 04h 02h PORTA 05h 1 PORTB 06h 1 PORTC 07h 1 PORTC 07h 1 PORTC 07h 1 OPRTC 07h 1 PORTC 07h 1 OPRTC 07h 1 OPRTC 07h 1 OPRTC 07h 1 INTCON 0Bh IN PIR2 0Dh 1 TMR1L 0Eh F TMR1H 0Fh 0S T1CON 10h 0S T1CON 10h S SSPBUF 13h SS SSPCON 14h SS RCREG 1Ah S | ect addr. (1) ION_REG PCL TATUS FSR TRISA TRISB TRISC CLATH JTCON PIE1 PIE2 PCON SCCON SCCON | Address 80h 81h 82h 83h 84h 85h 86h 87h 88h 88h 89h 8Ah 8Bh 8Ch 8Dh 8Eh | Indirect addr. (1) TMR0 PCL STATUS FSR PORTA PORTA PORTB PORTC PORTC INTCON EEDAT EEADR | Address 100h 101h 102h 103h 104h 105h 106h 107h 108h 109h 10Ah 10Bh 10Ch | Indirect addr. ⁽¹⁾ OPTION_REG PCL STATUS FSR TRISA TRISA TRISB TRISC PCLATH INTCON | Addre 180h 181h 182h 183h 184h 185h 186h 187h 188h 188h 189h 18Ah |
|--|--|---|--|---|---|---|
| Indirect addr. (1) O0h Indirect TMR0 01h OPT PCL 02h | ect addr. ⁽¹⁾ ION_REG PCL TATUS FSR TRISA TRISA TRISB TRISC CLATH JTCON PIE1 PIE2 PCON SCCON SCCON | 80h 81h 82h 83h 84h 85h 86h 87h 88h 89h 8Ah 8Bh 8Ch 8Dh 8Eh | Indirect addr. ⁽¹⁾ TMR0 PCL STATUS FSR PORTA PORTA PORTB PORTC PORTC INTCON EEDAT EEADR | 100h 101h 102h 103h 104h 105h 106h 106h 108h 109h 10Ah 10Bh 10Ch | Indirect addr. ⁽¹⁾ OPTION_REG PCL STATUS FSR TRISA TRISA TRISB TRISC PCLATH INTCON | 180h 181h 182h 183h 184h 185h 186h 187h 188h 189h 18Ah |
| Indirect addi. 37 Other Indirect addi. 37 TMR0 01h OPT PCL 02h 02h STATUS 03h S FSR 04h 04h PORTA 05h 1 PORTB 06h 1 PORTC 07h 1 PORTC 07h 1 O9h 09h 1 PCLATH 0Ah Pi NTCON 0Bh IN PIR1 0Ch 1 PIR2 0Dh 1 TMR1L 0Eh F TMR1H 0Fh 0S T1CON 10h 0S T1CON 10h 0S SSPBUF 13h SS SSPCON 14h SS SSPCON 14h SS SSPCON 14h SS RCREG 1Ah SF RCREG 1Ah SF ADCON0 | ION_REG PCL TATUS FSR TRISA TRISA TRISB TRISC CLATH JTCON PIE1 PIE2 PCON SCCON SCCON | 81h 82h 83h 84h 85h 86h 87h 88h 89h 8Ah 8Bh 8Ch 8Dh 8Eb | TMR0 PCL STATUS FSR PORTA PORTB PORTC PORTC PORTC POLATH INTCON EEDAT EEADR | 101h 102h 103h 104h 105h 106h 107h 108h 109h 10Ah 10Bh 10Ch | OPTION_REG PCL STATUS FSR TRISA TRISB TRISC PCLATH INTCON | 1800 181h 182h 183h 184h 185h 186h 187h 188h 189h 18Ah |
| INIKO OTH OFF PCL 02h | PCL TATUS FSR TRISA TRISA TRISB TRISC CLATH JTCON PIE1 PIE2 PCON SCCON SCCON | 82h 83h 84h 85h 86h 87h 88h 89h 8Ah 8Bh 8Ch 8Dh 8Eb | PCL STATUS FSR PORTA PORTB PORTC PORTC PCLATH INTCON EEDAT EEADR | 102h 103h 104h 105h 106h 107h 108h 109h 10Ah 10Bh 10Ch | PCL STATUS FSR TRISA TRISB TRISC PCLATH INTCON | 182h 182h 183h 184h 185h 186h 187h 188h 189h 18Ah |
| FCL 0211 STATUS 03h S FSR 04h 1 PORTA 05h 1 PORTB 06h 1 PORTC 07h 1 PORTC 07h 1 PORTC 07h 1 O8h 09h 1 PORTC 07h 1 O9h 09h 1 PORTC 07h 1 O9h 09h 1 PIR1 0Ch 1 PIR2 0Dh 1 TMR1L 0Eh F TMR1H 0Fh 0S T1CON 10h 0S T1CON 10h 0S SSPBUF 13h SS SSPCON 14h SS SSPCON 14h SS TXREG 19h S RCREG 1Ah SF RCREG 1Ah SF | TATUS FSR TRISA TRISB TRISC CLATH JTCON PIE1 PIE2 PCON SCCON SCCON | 83h 84h 85h 86h 87h 88h 89h 8Ah 8Bh 8Ch 8Dh 8Eb | STATUS FSR PORTA PORTB PORTC PORTC POLATH INTCON EEDAT EEADR | 102h 103h 104h 105h 106h 107h 108h 109h 10Ah 10Bh 10Ch | STATUS FSR TRISA TRISB TRISC PCLATH INTCON | 183h 183h 184h 185h 186h 187h 188h 188h 188h |
| STATUS OSIT S FSR 04h | FSR FRISA TRISB TRISC CLATH JTCON PIE1 PIE2 PCON SCCON SCCON | 84h 85h 86h 87h 88h 89h 8Ah 8Bh 8Ch 8Dh 8Eb | PORTA PORTA PORTB PORTC POLATH INTCON EEDAT EEADR | 103h 105h 105h 106h 107h 108h 109h 10Ah 10Bh 10Ch | FSR TRISA TRISB TRISC PCLATH INTCON | 183h 184h 185h 186h 187h 188h 189h 189h |
| PORTA 05h PORTB 06h 1 PORTC 07h 1 08h 09h 1 PORTC 07h 1 08h 09h 1 PCLATH 0Ah Pit INTCON 0Bh IN PIR1 0Ch 1 PIR2 0Dh 1 TMR1L 0Eh F TMR1H 0Fh 03 T1CON 10h 05 T1CON 10h 05 SSPBUF 13h SS SSPCON 14h SS SSPCON 14h SS RCSTA 18h 1 TXREG 19h S RCREG 1Ah SF ADRESH 1Eh AI ADCON0 1Fh AI ADCON0 1Fh AI | TRISA TRISB TRISC CLATH JTCON PIE1 PIE2 PCON SCCON SCCON | 85h 86h 87h 88h 89h 8Ah 8Bh 8Ch 8Dh 8Eb | PORTA PORTB PORTC POLATH INTCON EEDAT EEADR | 105h 106h 107h 108h 109h 10Ah 10Bh 10Ch | TRISA TRISB TRISC PCLATH INTCON | 185h 186h 187h 188h 189h 18Ah |
| PORTB O6h T PORTC 07h T 08h 09h 09h PCLATH 0Ah Pi INTCON 0Bh IN PIR1 0Ch 05h TMR1L 0Eh F TMR1H 0Fh 05 T1CON 10h 05 T1CON 10h 05 SSPBUF 13h SS SSPBUF 13h SS SSPCON 14h S5 SSPCON 14h S5 RCSTA 18h T TXREG 19h S RCREG 1Ah SF ADRESH 1Eh AI ADCON0 1Fh AI ADCON0 1Fh AI | TRISA TRISB TRISC CLATH JTCON PIE1 PIE2 PCON 3CCON SCCON | 86h 87h 88h 89h 8Ah 8Bh 8Ch 8Dh 8Eb | PORTB PORTC POLATH INTCON EEDAT EEADR | 106h 107h 108h 109h 10Ah 10Bh 10Ch | PCLATH | 186h 187h 188h 189h 18Ah |
| PORTC O7h T 08h 09h 09h PCLATH 0Ah Pr INTCON 0Bh IN PIR1 0Ch 00h TMR1L 0Eh F TMR1H 0Fh 0S T1CON 10h 0S T1CON 10h 0S SSPBUF 13h SS SSPCON 14h SS SSPCON 14h SS TXREG 19h S RCREG 1Ah SF TXREG 19h S RCREG 1Ah SF ADRESH 1Eh AI ADCON0 1Fh AI | CLATH JTCON PIE1 PIE2 PCON SCCON SCCUNE | 87h 88h 89h 8Ah 8Bh 8Ch 8Dh 8Eb | PORTC POLATH INTCON EEDAT EEADR | 107h 108h 109h 10Ah 10Bh 10Ch | PCLATH INTCON | 187h 188h 189h 18Ah |
| ORNO ORN 08h 09h PCLATH 0Ah PI INTCON 0Bh IN PIR1 0Ch IN PIR2 0Dh IN TMR1L 0Eh F TMR1H 0Fh OS T1CON 10h OS T1CON 10h OS SSPBUF 13h SS SSPCON 14h SS SSPCON 14h SS TXREG 19h S RCREG 1Ah SF TXREG 19h S RCREG 1Ah SF ADRESH 1Eh AI ADCON0 1Fh AI ADCON0 1Fh AI | CLATH JTCON PIE1 PIE2 PCON SCCON SCCON | 88h 89h 8Ah 8Bh 8Ch 8Dh 8Eb | PCLATH INTCON EEDAT EEADR | 108h 109h 10Ah 10Bh 10Ch | PCLATH INTCON | 188h 189h 18Ah |
| O9hO9hPCLATHOAhINTCONOBhINTCONOBhPIR1OChPIR2ODhTMR1LOEhFTMR1HOFhOST1CON10hOST1CON10hSSPBUF13hSSPCON14hSSPCON14hSSPCON14hSSPCON14hSSPCON14hSSPCON16hTXREG19hSRCREG1AhSF1BhADRESH1EhADCON01FhADCON0< | CLATH JTCON PIE1 PIE2 PCON SCCON SCCON | 89h 8Ah 8Bh 8Ch 8Dh | PCLATH INTCON EEDAT EEADR | 109h 10Ah 10Bh 10Ch | PCLATH INTCON | 189h 18Ah |
| PCLATH OAh PI INTCON 0Bh IN PIR1 0Ch IN PIR2 0Dh IN TMR1L 0Eh F TMR1H 0Fh OS T1CON 10h OS T1CON 10h OS T1CON 10h OS SSPBUF 13h SS SSPCON 14h SS 15h V 16h TXREG 19h S RCREG 1Ah SF IBh BA I ADRESH 1Eh AI ADCON0 1Fh AI | CLATH NTCON PIE1 PIE2 PCON SCCON SCCON | 8Ah 8Bh 8Ch 8Dh 8Eb | PCLATH INTCON EEDAT EEADR | 10Ah 10Bh 10Ch | PCLATH INTCON | 18Ah |
| INTCON 0Bh IN PIR1 0Ch IN PIR2 0Dh IN TMR1L 0Eh F TMR1H 0Fh OS T1CON 10h OS T1CON 10h OS SSPBUF 13h SS SSPCON 14h SS SSPCON 14h SS TXREG 19h S RCREG 1Ah SF RCREG 1Ah SF ADRESH 1Eh AI ADCON0 1Fh AI Q0h G P | VTCON PIE1 PIE2 PCON SCCON SCCON | 8Bh 8Ch 8Dh 8Fh | INTCON EEDAT EEADR | 10Bh 10Ch | INTCON | 1001 |
| PIR1 0Ch PIR2 0Dh TMR1L 0Eh F TMR1H 0Fh 0S T1CON 10h 0S T1CON 10h 0S SSPBUF 13h SS SSPCON 14h SS SSPCON 14h SS SSPCON 14h SS SRCREG 18h T TXREG 19h S RCREG 1Ah SF ADRESH 1Eh AI ADCON0 1Fh AI Q0h G P | PIE1 PIE2 PCON SCCON SCCON | 8Ch 8Dh 8Eb | EEDAT EEADR | 10Ch | | INRU |
| PIR2 0Dh TMR1L 0Eh F TMR1H 0Fh 0S T1CON 10h 0S T1CON 10h 0S SSPBUF 13h SS SSPCON 14h SS 15h V 16h 17h WI SS RCSTA 18h T TXREG 19h SF RCREG 1Ah SF ADRESH 1Eh AI ADCON0 1Fh AI 20h G P | PIE2 PCON SCCON SCTUNE | 8Dh 8Eh | EEADR | | EECON1 | 18Ch |
| TMR1L 0Eh F TMR1H 0Fh 0S T1CON 10h 0S 11h 12h 12h SSPBUF 13h SS SSPCON 14h SS 16h 17h Wi RCSTA 18h T TXREG 19h SF RCREG 1Ah SF 1Ch 12h SF ADRESH 1Eh AI ADCON0 1Fh AI Q0h G P | PCON SCCON SCTUNE | 8Fh | | 10Dh | EECON2 ⁽¹⁾ | 18Dh |
| TMR1H 0Fh OS T1CON 10h OS 11h 12h 11h SSPBUF 13h SS SSPCON 14h SS SSPCON 14h SS 15h W 16h 17h WI SS RCSTA 18h T TXREG 19h SS RCREG 1Ah SF 1Ch 1 Dh ADRESH 1Eh AI ADCON0 1Fh AI 20h G P | SCCON SCTUNE | | EEDATH ⁽³⁾ | 10Eh | | 18Eh |
| T1CON 10h OS 11h 11h 12h SSPBUF 13h SS SSPCON 14h SS 15h V 16h 17h WI 16h 17h WI SS RCSTA 18h T TXREG 19h SS RCREG 1Ah SF 1Ch 1 1 ADRESH 1 1 ADCON0 1 Fh 20h G P | SCTUNE | 8Fh | EEADRH ⁽³⁾ | 10Fh | | 18Fh |
| 11h 11h 12h 12h SSPBUF 13h SS 15h V 16h 17h 17h Wi RCSTA 18h TXREG 19h SSRCEG 1Ah SFRCREG 1Ah ADRESH 1Eh ADCON0 1Fh ADR 20h G P | | 90h | | 110h | | 190h |
| 12h SSPBUF 13h SS SSPCON 14h SS 15h V 16h 1 17h Wi RCSTA 18h T TXREG 19h S RCREG 1Ah SF 1Bh BA 1Ch 1 ADRESH 1Eh ADCON0 1Fh AI Q0h G P | | 91h | | 111h | | 191h |
| SSPBUF13hSSSSPCON14hSS15hV15h16h17hWIRCSTA18hTTXREG19hSSRCREG1AhSF1BhBA1Ch1DhADRESH1EhAIADCON01FhAI20hGP | | 92h | | 112h | | 192h |
| SSPCON14hSSSSPCON15hW15hW16h16h17hWIRCSTA18hTTXREG19hSFRCREG1AhSF1BhBA1Ch1DhADRESH1EhAIADCON01FhAI20hGP | PADD ⁽²⁾ | 93h | | 113h | | 193h |
| 15hV16h17h17hRCSTA18hTXREG19hSRCREG1AhSF1BhBA1Ch1DhADRESH1EhADCON01FhADCON01FhADCON01FhADCON01FhADCON0 | SPSTAT | 94h | | 114h | | 194h |
| 16h17hRCSTA18hTXREG19hSRCREG1AhSF1BhBA1Ch1DhADRESH1EhADCON01FhAI20hGP | NPUA | 95h | WPUB | 115h | | 195h |
| 17hWiRCSTA18hTTXREG19hSRCREG1AhSF1BhBA1Ch11Dh1ADRESH1EhAIADCON01FhAI20hGP | IOCA | 96h | IOCB | 116h | | 196h |
| RCSTA18hTTXREG19hSRCREG1AhSF1BhBA1Ch1Ch1DhADRESH1EhADCON01FhAI20hGP | DTCON | 97h | | 117h | | 197h |
| TXREG19hSRCREG1AhSF1BhBA1Ch1Ch1Dh1DhADRESH1EhAIADCON01FhAI20hGP | TXSTA | 98h | VRCON | 118h | | 198h |
| RCREG1AhSF1BhBA1Ch1Ch1DhADRESH1EhADCON01Fh20hGP | PBRG | 99h | CM1CON0 | 119h | | 199h |
| 1BhBA1Ch1Dh1Dh1DhADRESH1EhADCON01FhAI20hGP | PBRGH | 9Ah | CM2CON0 | 11Ah | | 19Ah |
| 1Ch1DhADRESH1EhADCON01FhAI20hGP | UDCTL | 9Bh | CM2CON1 | 11Bh | | 19Bh |
| 1DhADRESH1EhADCON01Fh20hGP | | 9Ch | | 11Ch | | 19Ch |
| ADRESH 1Eh Al ADCON0 1Fh Al 20h G P | | 9Dh | | 11Dh | | 19Dh |
| ADCON0 1Fh AI 20h G P | DRESL | 9Eh | ANSEL | 11Eh | SRCON | 19Eh |
| 20h G | DCON1 | 9Fh | ANSELH | 11Fh | | 19Fh |
| P | eneral | A0h | | 120h | | 1A0h |
| | urpose | | General | | | 1 |
| General R | egister | | Purpose | | | 1 |
| Purpose 32 | 2 Bytes | BFh | 80 Bytes | | | 1 |
| Register 48 | 3 Bytes | C0h | (PIC16F689 | | | 1 |
| (PIC | C16F689 | | only) | | | 1 |
| 96 Bytes | only) | EFh | | | | 1 |
| ac | cesses | F0h | accesses | 170h | accesses | 1F0h |
| 7Fh 70 | Uh-7Fh | FFh | 70h-7Fh | 17Fh | 70h-7Fh | 1FFh |
| Bank 0 E | Bank 1 | | Bank 2 | | Bank 3 | |
| Unimplemented data meInternet internet i | | ons, read a | ıs '0'. | | | |
| 2: Address 93h also acces | emory locati | P Mask (SS | PMSK) register u | nder certai | n conditions. | |
| See Registers 13-2 and | emory locati ses the SSF | ore details. | | | | |

2.2.2.3 INTCON Register

The INTCON register, shown in Register 2-3, is a readable and writable register, which contains the various enable and flag bits for TMR0 register overflow, PORTA change and external RA2/AN2/T0CKI/INT/C1OUT pin interrupts.

Note: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global enable bit, GIE of the INTCON register. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

REGISTER 2-3: INTCON: INTERRUPT CONTROL REGISTER

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-x |
|-------|-------|-------|-------|------------------------|---------------------|-------|-------|
| GIE | PEIE | TOIE | INTE | RABIE ^(1,3) | T0IF ⁽²⁾ | INTF | RABIF |
| bit 7 | | | | | | | bit 0 |

| Legend: | | | |
|-------------------|------------------|-----------------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read | as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

| bit 7 | GIE: Global Interrupt Enable bit |
|---------|--|
| | 1 = Enables all unmasked interrupts 0 = Disables all interrupts |
| bit 6 | PEIE: Peripheral Interrupt Enable bit 1 = Enables all unmasked peripheral interrupts 0 = Disables all peripheral interrupts |
| bit 5 | T0IE: Timer0 Overflow Interrupt Enable bit 1 = Enables the Timer0 interrupt 0 = Disables the Timer0 interrupt |
| bit 4 | INTE: RA2/INT External Interrupt Enable bit 1 = Enables the RA2/INT external interrupt 0 = Disables the RA2/INT external interrupt |
| bit 3 | RABIE: PORTA/PORTB Change Interrupt Enable bit ^(1,3) 1 = Enables the PORTA/PORTB change interrupt 0 = Disables the PORTA/PORTB change interrupt |
| bit 2 | T0IF: Timer0 Overflow Interrupt Flag bit ⁽²⁾ 1 = TMR0 register has overflowed (must be cleared in software) 0 = TMR0 register did not overflow |
| bit 1 | INTF: RA2/INT External Interrupt Flag bit 1 = The RA2/INT external interrupt occurred (must be cleared in software) 0 = The RA2/INT external interrupt did not occur |
| bit 0 | RABIF: PORTA/PORTB Change Interrupt Flag bit 1 = When at least one of the PORTA or PORTB general purpose I/O pins changed state (must be cleared in software) 0 = None of the PORTA or PORTB general purpose I/O pins have changed state |
| Note 1: | IOCA or IOCB register must also be enabled. |

- 2: T0IF bit is set when Timer0 rolls over. Timer0 is unchanged on Reset and should be initialized before clearing T0IF bit.
- **3:** Includes ULPWU interrupt.

2.2.2.7 PIR2 Register

The PIR2 register contains the interrupt flag bits, as shown in Register 2-7.

Note: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global enable bit, GIE of the INTCON register. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

REGISTER 2-7: PIR2: PERIPHERAL INTERRUPT REQUEST REGISTER 2

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | U-0 | U-0 | U-0 | U-0 |
|-------|-------|-------|-------|-----|-----|-----|-------|
| OSFIF | C2IF | C1IF | EEIF | — | — | — | — |
| bit 7 | | | | | | | bit 0 |

| Legend: | | | |
|-------------------|------------------|-----------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented bit | , read as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

| bit 7 | OSFIF: Oscillator Fail Interrupt Flag bit |
|---------|--|
| | 1 = System oscillator failed, clock input has changed to INTOSC (must be cleared in software) 0 = System clock operating |
| bit 6 | C2IF: Comparator C2 Interrupt Flag bit |
| | 1 = Comparator output (C2OUT bit) has changed (must be cleared in software) 0 = Comparator output (C2OUT bit) has not changed |
| bit 5 | C1IF: Comparator C1 Interrupt Flag bit |
| | 1 = Comparator output (C1OUT bit) has changed (must be cleared in software) 0 = Comparator output (C1OUT bit) has not changed |
| bit 4 | EEIF: EE Write Operation Interrupt Flag bit |
| | 1 = Write operation completed (must be cleared in software) 0 = Write operation has not completed or has not started |
| bit 3-0 | Unimplemented: Read as '0' |

4.2.5.2 RA1/AN1/C12IN0-/VREF/ICSPCLK

Figure 4-2 shows the diagram for this pin. The RA1/ AN1/C12IN0-/VREF/ICSPCLK pin is configurable to function as one of the following:

- a general purpose I/O
- an analog input for the ADC (except PIC16F631)
- an analog input to Comparator C1 or C2
- a voltage reference input for the ADC
- In-Circuit Serial Programming clock

BLOCK DIAGRAM OF RA1 FIGURE 4-2: Analog(1) Input Mode Data Bus D Q VDD WR CK Q Weak WPU RABPU RD WPU/ Vdd D Q WR СК Q PORTA I/O Pin D G Vss WR СК Q TRIS Analog⁽¹⁾ Input Mode RD TRIS/ RD PORT/ D Q D Q WR Q IOCA ΕN Q3 RD IOCA Q D ΕN Interrupt-on-Change **RD PORTA** To Comparator To A/D Converter(2) ANSEL determines Analog Input mode. Note 1: Not implemented on PIC16F631. 2:

4.2.5.3 RA2/AN2/T0CKI/INT/C1OUT

Figure 4-3 shows the diagram for this pin. The RA2/AN2/ T0CKI/INT/C1OUT pin is configurable to function as one of the following:

- a general purpose I/O
- an analog input for the ADC (except PIC16F631)
- the clock input for Timer0
- an external edge triggered interrupt
- a digital output from Comparator C1

FIGURE 4-3: BLOCK DIAGRAM OF RA2



REGISTER 4-8: TRISB: PORTB TRI-STATE REGISTER

| R/W-1 | R/W-1 | R/W-1 | R/W-1 | U-0 | U-0 | U-0 | U-0 | | |
|---|--|--|---|--|--|-----------------------------|-------|--|--|
| TRISB7 | TRISB6 | TRISB5 | TRISB4 | — | — | — | _ | | |
| bit 7 | | | | - | · | | bit 0 | | |
| | | | | | | | | | |
| Legend: | | | | | | | | | |
| R = Readable bi | t | W = Writable b | it | U = Unimplemented bit, read as '0' | | | | | |
| -n = Value at PO | n = Value at POR '1' = Bit is set | | | | ared | x = Bit is unknow | vn | | |
| bit 7-4 bit 3-0 REGISTER 4- | TRISB<7:4>: P 1 = PORTB pin 0 = PORTB pin Unimplemente -9: WPUB | PORTB Tri-State configured as a configured as a ed: Read as '0' | Control bit n input (tri-state n output _L-UP POR] | ed) FB REGISTE | R | | | | |
| R/W-1 | R/W-1 | R/W-1 | R/W-1 | U-0 | U-0 | U-0 | U-0 | | |
| WPUB7 | WPUB6 | WPUB5 | WPUB4 | - | — | — | _ | | |
| bit 7 | | | | | · | | bit 0 | | |
| | | | | | | | | | |
| Legend: | | | | | | | | | |
| R = Readable bi | t | W = Writable b | it | U = Unimplemented bit, read as '0' | | | | | |
| -n = Value at PO | R | '1' = Bit is set | | '0' = Bit is clea | ared | x = Bit is unknow | vn | | |
| bit 7-4 bit 3-0 Note 1: Glo 2: The | WPUB<7:4>: V 1 = Pull-up ena 0 = Pull-up disa Unimplemente obal RABPU bit o e weak pull-up de | Veak Pull-up Reg bled abled ed: Read as '0' f the OPTION re evice is automati | gister bit gister must be cally disabled if | enabled for indi f the pin is in Ou | vidual pull-ups to b tput mode (TRISB | be enabled. ≤<7:4> = 0). | | | |

REGISTER 4-10: IOCB: INTERRUPT-ON-CHANGE PORTB REGISTER

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | U-0 | U-0 | U-0 | U-0 |
|-------|-------|-------|-------|-----|-----|-----|-------|
| IOCB7 | IOCB6 | IOCB5 | IOCB4 | — | — | — | — |
| bit 7 | | | | | | | bit 0 |

| Legend: | | | |
|-------------------|------------------|---------------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, re | ead as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |
| | | | |

| bit 7-4 | IOCB<7:4>: Interrupt-on-Change PORTB Control bit |
|---------|--|
| | 1 = Interrupt-on-change enabled |
| | 0 = Interrupt-on-change disabled |
| bit 3-0 | Unimplemented: Read as '0' |

| Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on POR, BOR | Value on all other Resets |
|--------|--------|--------|--------|--------|-------|-------|-------|-------|----------------------|---------------------------------|
| IOCB | IOCB7 | IOCB6 | IOCB5 | IOCB4 | _ | _ | _ | _ | 0000 | 0000 |
| INTCON | GIE | PEIE | TOIE | INTE | RABIE | TOIF | INTF | RABIF | 0000 000x | 0000 000x |
| PORTB | RB7 | RB6 | RB5 | RB4 | _ | | _ | _ | xxxx | uuuu |
| TRISB | TRISB7 | TRISB6 | TRISB5 | TRISB4 | _ | _ | _ | _ | 1111 | 1111 |
| WPUB | WPUB7 | WPUB6 | WPUB5 | WPUB4 | — | — | — | — | 1111 | 1111 |

TABLE 4-2: SUMMARY OF REGISTERS ASSOCIATED WITH PORTB

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used by PORTB.

8.10 Comparator Voltage Reference

The comparator voltage reference module provides an internally generated voltage reference for the comparators. The following features are available:

- Independent from Comparator operation
- Two 16-level voltage ranges
- · Output clamped to Vss
- Ratiometric with VDD
- Fixed Reference (0.6)

The VRCON register (Register 8-5) controls the Voltage Reference module shown in Figure 8-8.

8.10.1 INDEPENDENT OPERATION

The comparator voltage reference is independent of the comparator configuration. Setting the VREN bit of the VRCON register will enable the voltage reference.

8.10.2 OUTPUT VOLTAGE SELECTION

The CVREF voltage reference has two ranges with 16 voltage levels in each range. Range selection is controlled by the VRR bit of the VRCON register. The 16 levels are set with the VR<3:0> bits of the VRCON register.

The CVREF output voltage is determined by the following equations:

EQUATION 8-1: CVREF OUTPUT VOLTAGE

VRR = 1 (low range): $CVREF = (VR < 3:0 > /24) \times VDD$ VRR = 0 (high range): $CVREF = (VDD/4) + (VR < 3:0 > \times VDD/32)$

The full range of Vss to VDD cannot be realized due to the construction of the module. See Figure 8-8.

8.10.3 OUTPUT CLAMPED TO Vss

The CVREF output voltage can be set to Vss with no power consumption by clearing the VP6EN bit of the VRCON register.

This allows the comparator to detect a zero-crossing while not consuming additional CVREF module current.

8.10.4 OUTPUT RATIOMETRIC TO VDD

The comparator voltage reference is VDD derived and therefore, the CVREF output changes with fluctuations in VDD. The tested absolute accuracy of the Comparator Voltage Reference can be found in **Section 17.0 "Electrical Specifications"**.

11.4.2 FULL-BRIDGE MODE

In Full-Bridge mode, all four pins are used as outputs. An example of Full-Bridge application is shown in Figure 11-10.

In the Forward mode, pin CCP1/P1A is driven to its active state, pin P1D is modulated, while P1B and P1C will be driven to their inactive state as shown in Figure 11-11.

In the Reverse mode, P1C is driven to its active state, pin P1B is modulated, while P1A and P1D will be driven to their inactive state as shown Figure 11-11.

P1A, P1B, P1C and P1D outputs are multiplexed with the PORT data latches. The associated TRIS bits must be cleared to configure the P1A, P1B, P1C and P1D pins as outputs.

FIGURE 11-10: EXAMPLE OF FULL-BRIDGE APPLICATION



12.3.1 AUTO-BAUD DETECT

The EUSART module supports automatic detection and calibration of the baud rate.

In the Auto-Baud Detect (ABD) mode, the clock to the BRG is reversed. Rather than the BRG clocking the incoming RX signal, the RX signal is timing the BRG. The Baud Rate Generator is used to time the period of a received 55h (ASCII "U") which is the Sync character for the LIN bus. The unique feature of this character is that it has five rising edges including the Stop bit edge.

Setting the ABDEN bit of the BAUDCTL register starts the auto-baud calibration sequence (Figure 12-6). While the ABD sequence takes place, the EUSART state machine is held in Idle. On the first rising edge of the receive line, after the Start bit, the SPBRG begins counting up using the BRG counter clock as shown in Table 12-6. The fifth rising edge will occur on the RX pin at the end of the eighth bit period. At that time, an accumulated value totaling the proper BRG period is left in the SPBRGH, SPBRG register pair, the ABDEN bit is automatically cleared and the RCIF interrupt flag is set. The value in the RCREG needs to be read to clear the RCIF interrupt. RCREG content should be discarded. When calibrating for modes that do not use the SPBRGH register the user can verify that the SPBRG register did not overflow by checking for 00h in the SPBRGH register.

The BRG auto-baud clock is determined by the BRG16 and BRGH bits as shown in Table 12-6. During ABD, both the SPBRGH and SPBRG registers are used as a 16-bit counter, independent of the BRG16 bit setting. While calibrating the baud rate period, the SPBRGH and SPBRG registers are clocked at 1/8th the BRG base clock rate. The resulting byte measurement is the average bit time when clocked at full speed.

- Note 1: If the WUE bit is set with the ABDEN bit, auto-baud detection will occur on the byte following the Break character (see Section 12.3.2 "Auto-Wake-up on Break").
 - 2: It is up to the user to determine that the incoming character baud rate is within the range of the selected BRG clock source. Some combinations of oscillator frequency and EUSART baud rates are not possible.
 - During the auto-baud process, the autobaud counter starts counting at 1. Upon completion of the auto-baud sequence, to achieve maximum accuracy, subtract 1 from the SPBRGH:SPBRG register pair.

TABLE 12-6: BRG COUNTER CLOCK RATES

| BRG16 | BRGH | BRG Base Clock | BRG ABD Clock |
|-------|------|-------------------|------------------|
| 0 | 0 | Fosc/64 | Fosc/512 |
| 0 | 1 | Fosc/16 | Fosc/128 |
| 1 | 0 | Fosc/16 | Fosc/128 |
| 1 | 1 | Fosc/4 | Fosc/32 |

Note: During the ABD sequence, SPBRG and SPBRGH registers are both used as a 16-bit counter, independent of BRG16 setting.

FIGURE 12-6: AUTOMATIC BAUD RATE CALIBRATION

| BRG Value | XXXXh | 0000h | i | | | | | XXX | 001Ch |
|-------------------------|---------------|------------------|-------|--------------------------|---------|--------|---------------------|--------|---|
| RX pin | | 1 1 1 1 | Start | ← Edge #1 bit 0 bit 1 | Edge #2 | Edge # | Edge bit 5 bit 6 | e #4 | - Edge #5 Stop bit |
| BRG Clock | | huuu | ww | mm | ուու | ուսու | uuuu | บบุโนเ | ; ##100000000000000000000000000000000000 |
| ABDEN bit | Set by User — | | | | | | | + | Auto Cleared |
| RCIDL | | 1 1 1 | 1 | | | | | | 1 1 1 |
| RCIF bit (Interrupt) | | ! ! ! | | | | | | | |
| Read RCREG | | , , , , | | - - | | | | | ÷ſ |
| SPBRG | | | | XXh | | | | `X_ | 1Ch |
| SPBRGH | | • | - | XXh | | | | χ | 00h |



12.3.3 BREAK CHARACTER SEQUENCE

The EUSART module has the capability of sending the special Break character sequences that are required by the LIN bus standard. A Break character consists of a Start bit, followed by 12 '0' bits and a Stop bit.

To send a Break character, set the SENDB and TXEN bits of the TXSTA register. The Break character transmission is then initiated by a write to the TXREG. The value of data written to TXREG will be ignored and all '0's will be transmitted.

The SENDB bit is automatically reset by hardware after the corresponding Stop bit is sent. This allows the user to preload the transmit FIFO with the next transmit byte following the Break character (typically, the Sync character in the LIN specification).

The TRMT bit of the TXSTA register indicates when the transmit operation is active or Idle, just as it does during normal transmission. See Figure 12-9 for the timing of the Break character sequence.

12.3.3.1 Break and Sync Transmit Sequence

The following sequence will start a message frame header made up of a Break, followed by an auto-baud Sync byte. This sequence is typical of a LIN bus master.

- 1. Configure the EUSART for the desired mode.
- 2. Set the TXEN and SENDB bits to enable the Break sequence.
- 3. Load the TXREG with a dummy character to initiate transmission (the value is ignored).
- 4. Write '55h' to TXREG to load the Sync character into the transmit FIFO buffer.
- 5. After the Break has been sent, the SENDB bit is reset by hardware and the Sync character is then transmitted.

When the TXREG becomes empty, as indicated by the TXIF, the next data byte can be written to TXREG.

12.3.4 RECEIVING A BREAK CHARACTER

The Enhanced EUSART module can receive a Break character in two ways.

The first method to detect a Break character uses the FERR bit of the RCSTA register and the Received data as indicated by RCREG. The Baud Rate Generator is assumed to have been initialized to the expected baud rate.

A Break character has been received when;

- RCIF bit is set
- FERR bit is set
- RCREG = 00h

The second method uses the Auto-Wake-up feature described in **Section 12.3.2** "**Auto-Wake-up on Break**". By enabling this feature, the EUSART will sample the next two transitions on RX/DT, cause an RCIF interrupt, and receive the next data byte followed by another interrupt.

Note that following a Break character, the user will typically want to enable the Auto-Baud Detect feature. For both methods, the user can set the ABDEN bit of the BAUDCTL register before placing the EUSART in Sleep mode.

12.4 EUSART Synchronous Mode

Synchronous serial communications are typically used in systems with a single master and one or more slaves. The master device contains the necessary circuitry for baud rate generation and supplies the clock for all devices in the system. Slave devices can take advantage of the master clock by eliminating the internal clock generation circuitry.

There are two signal lines in Synchronous mode: a bidirectional data line and a clock line. Slaves use the external clock supplied by the master to shift the serial data into and out of their respective receive and transmit shift registers. Since the data line is bidirectional, synchronous operation is half-duplex only. Half-duplex refers to the fact that master and slave devices can receive and transmit data but not both simultaneously. The EUSART can operate as either a master or slave device.

Start and Stop bits are not used in synchronous transmissions.

12.4.1 SYNCHRONOUS MASTER MODE

The following bits are used to configure the EUSART for Synchronous Master operation:

- SYNC = 1
- CSRC = 1
- SREN = 0 (for transmit); SREN = 1 (for receive)
- CREN = 0 (for transmit); CREN = 1 (for receive)
- SPEN = 1

Setting the SYNC bit of the TXSTA register configures the device for synchronous operation. Setting the CSRC bit of the TXSTA register configures the device as a master. Clearing the SREN and CREN bits of the RCSTA register ensures that the device is in the Transmit mode, otherwise the device will be configured to receive. Setting the SPEN bit of the RCSTA register enables the EUSART. If the RX/DT or TX/CK pins are shared with an analog peripheral the analog I/O functions must be disabled by clearing the corresponding ANSEL bits.

12.4.1.1 Master Clock

Synchronous data transfers use a separate clock line, which is synchronous with the data. A device configured as a master transmits the clock on the TX/CK line. The TX/CK pin output driver is automatically enabled when the EUSART is configured for synchronous transmit or receive operation. Serial data bits change on the leading edge to ensure they are valid at the trailing edge of each clock. One clock cycle is generated for each data bit. Only as many clock cycles are generated as there are data bits.

12.4.1.2 Clock Polarity

A clock polarity option is provided for Microwire compatibility. Clock polarity is selected with the SCKP bit of the BAUDCTL register. Setting the SCKP bit sets the clock Idle state as high. When the SCKP bit is set, the data changes on the falling edge of each clock. Clearing the SCKP bit sets the Idle state as low. When the SCKP bit is cleared, the data changes on the rising edge of each clock.

12.4.1.3 Synchronous Master Transmission

Data is transferred out of the device on the RX/DT pin. The RX/DT and TX/CK pin output drivers are automatically enabled when the EUSART is configured for synchronous master transmit operation.

A transmission is initiated by writing a character to the TXREG register. If the TSR still contains all or part of a previous character the new character data is held in the TXREG until the last bit of the previous character has been transmitted. If this is the first character, or the previous character has been completely flushed from the TSR, the data in the TXREG is immediately transferred to the TSR. The transmission of the character commences immediately following the transfer of the data to the TSR from the TXREG.

Each data bit changes on the leading edge of the master clock and remains valid until the subsequent leading clock edge.

| Note: | The TSR register is not mapped in data |
|-------|---|
| | memory, so it is not available to the user. |

12.4.1.4 Synchronous Master Transmission Set-up:

- 1. Initialize the SPBRGH, SPBRG register pair and the BRGH and BRG16 bits to achieve the desired baud rate (see Section 12.3 "EUSART Baud Rate Generator (BRG)").
- 2. Enable the synchronous master serial port by setting bits SYNC, SPEN, and CSRC.
- 3. Disable Receive mode by clearing bits SREN and CREN.
- 4. Enable Transmit mode by setting the TXEN bit.
- 5. If 9-bit transmission is desired, set the TX9 bit.
- 6. If interrupts are desired, set the TXIE bit of the PIE1 register and the GIE and PEIE bits of the INTCON register.
- 7. If 9-bit transmission is selected, the ninth bit should be loaded in the TX9D bit.
- 8. Start transmission by loading data to the TXREG register.

REGISTER 14-1: CONFIG: CONFIGURATION WORD REGISTER

| Reserved | Reserved | FOMEN | 1580 | | | | | |
|---|--|--|--|---|--------|---------------------------------------|--|--|
| hit 13 | Reserved | FCIVIEIN | IESO | BORENT | BORENU | bit 7 | | |
| bit 13 | | | | | | Dit 7 | | |
| | | | | | | | | |
| CP ⁽³⁾ | MCLRE ⁽⁴⁾ | PWRTE | WDTE | FOSC2 | FOSC1 | FOSC0 | | |
| bit 6 | | | | | | bit 0 | | |
| | | | | | | | | |
| Legend: | | | | | | | | |
| R = Readable bit | | W = Writable bit | | P = Programmable | , | U = Unimplemented bit, read as '0' | | |
| -n = Value at POR | 8 | '1' = Bit is set | | '0' = Bit is cleared | | x = Bit is unknown | | |
| hit 12 12 | Becarved: Beconv | d bite. Do Not Lloo | | | | | | |
| bit 11 | ECMEN: Fail-Safe | Clock Monitor Enable | ed hit | | | | | |
| DICTI | 1 = Fail-Safe Clock 0 = Fail-Safe Clock | Monitor is enabled Monitor is disabled | | | | | | |
| bit 10 | IESO: Internal External 1 = Internal External 0 = Internal External | rnal Switchover bit al Switchover mode i al Switchover mode i | s enabled s disabled | | | | | |
| bit 9-8 | bit 9-8 BOREN<1:0>: Brown-out Reset Selection bits ⁽¹⁾ 11 = BOR enabled 10 = BOR enabled during operation and disabled in Sleep 01 = BOR controlled by SBOREN bit of the PCON register | | | | | | | |
| bit 7 | CPD: Data Code P | rotection bit ⁽²⁾ | | | | | | |
| | 1 = Data memory c | ode protection is dis | abled | | | | | |
| bit 6 | CP: Code Protectio 1 = Program memo 0 = Program memo | n bit ⁽²⁾ ry code protection is ry code protection is | disabled e enabled | | | | | |
| bit 5 | | n Function Select bit ⁽ ion is MCLR ion is digital input, M | 4) ICLR internally tied | to VDD | | | | |
| bit 4 | PWRTE: Power-up 1 = PWRT disabled 0 = PWRT enabled | Timer Enable bit | | | | | | |
| bit 3 | bit 3 WDTE: Watchdog Timer Enable bit 1 = WDT enabled 0 = WDT disabled | | | | | | | |
| bit 2-0 FOSC<2:0>: Oscillator Selection bits 111 =RC oscillator: CLKOUT function on RA4/OSC2/CLKOUT pin, RC on RA5/OSC1/CLKIN 110 =RCIO oscillator: I/O function on RA4/OSC2/CLKOUT pin, RC on RA5/OSC1/CLKIN 101 =INTOSC oscillator: CLKOUT function on RA4/OSC2/CLKOUT pin, I/O function on RA5/OSC1/CLKIN 100 = INTOSCIO oscillator: I/O function on RA4/OSC2/CLKOUT pin, I/O function on RA5/OSC1/CLKIN 101 =EC: I/O function on RA4/OSC2/CLKOUT pin, CLKIN on RA5/OSC1/CLKIN 011 =EC: I/O function on RA4/OSC2/CLKOUT pin, CLKIN on RA5/OSC1/CLKIN 010 =HS oscillator: High-speed crystal/resonator on RA4/OSC2/CLKOUT and RA5/OSC1/CLKIN 001 = XT oscillator: Crystal/resonator on RA4/OSC2/CLKOUT and RA5/OSC1/CLKIN 000 = LP oscillator: Low-power crystal on RA4/OSC2/CLKOUT and RA5/OSC1/CLKIN | | | | | | | | |
| Note 1: Enab 2: The 3: The | bling Brown-out Rese entire data EEPROM entire program memo | et does not automatic I will be erased wher pry will be erased wh | cally enable Power on the code protection onen the code protection | -up Timer. on is turned off. ction is turned off. | | | | |

4: When MCLR is asserted in INTOSC or RC mode, the internal clock oscillator is disabled.

16.11 Demonstration/Development Boards, Evaluation Kits, and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM[™] and dsPICDEM[™] demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ[®] security ICs, CAN, IrDA[®], PowerSmart battery management, SEEVAL[®] evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

16.12 Third-Party Development Tools

Microchip also offers a great collection of tools from third-party vendors. These tools are carefully selected to offer good value and unique functionality.

- Device Programmers and Gang Programmers from companies, such as SoftLog and CCS
- Software Tools from companies, such as Gimpel and Trace Systems
- Protocol Analyzers from companies, such as Saleae and Total Phase
- Demonstration Boards from companies, such as MikroElektronika, Digilent[®] and Olimex
- Embedded Ethernet Solutions from companies, such as EZ Web Lynx, WIZnet and IPLogika[®]

17.3 DC Characteristics: PIC16F631/677/685/687/689/690-E (Extended)

| DC CHARACTERISTICS | | Standa Operati | rd Operating temper | ting Con rature | ditions (unless otherwise stated) -40°C \leq TA \leq +85°C for industrial -40°C \leq TA \leq +125°C for extended | | | |
|--------------------|-----------------------------|--------------------------|---------------------|--------------------|--|------------|---|--|
| Param | Device Chanastariation | N4 in | Trend | | | Conditions | | |
| No. | Device Characteristics | Min. | турт | wax. | Units | Vdd | Note | |
| D020E | Power-down Base | — | 0.05 | 9 | μA | 2.0 | WDT, BOR, Comparators, VREF and | |
| | Current(IPD) ⁽²⁾ | — | 0.15 | 11 | μA | 3.0 | T1OSC disabled | |
| | | — | 0.35 | 15 | μA | 5.0 | | |
| | | — | 90 | 500 | nA | 3.0 | $-40^{\circ}C \le TA \le +25^{\circ}C$ | |
| D021E | | — | 1.0 | 17.5 | μA | 2.0 | WDT Current ⁽¹⁾ | |
| | | — | 2.0 | 19 | μA | 3.0 | | |
| | | _ | 3.0 | 22 | μΑ | 5.0 | | |
| D022E | | — | 42 | 65 | μA | 3.0 | BOR Current ⁽¹⁾ | |
| | | — | 85 | 127 | μΑ | 5.0 | | |
| D023E | | — | 32 | 45 | μA | 2.0 | Comparator Current ⁽¹⁾ , both | |
| | | — | 60 | 78 | μA | 3.0 | comparators enabled | |
| | | _ | 120 | 160 | μA | 5.0 | | |
| D024E | | — | 30 | 70 | μA | 2.0 | CVREF Current ⁽¹⁾ (high range) | |
| | | — | 45 | 90 | μA | 3.0 | | |
| | | — | 75 | 120 | μA | 5.0 | | |
| D024AE* | | — | 39 | 91 | μA | 2.0 | CVREF Current ⁽¹⁾ (low range) | |
| | | — | 59 | 117 | μA | 3.0 | | |
| | | — | 98 | 156 | μA | 5.0 | | |
| D025E | | — | 2.0 | 18 | μA | 2.0 | T1OSC Current | |
| | | — | 2.5 | 21 | μA | 3.0 | | |
| | | _ | 3.0 | 24 | μA | 5.0 |] | |
| D026E | | _ | 0.30 | 12 | μΑ | 3.0 | A/D Current ⁽¹⁾ , no conversion in | |
| | | | 0.36 | 16 | μA | 5.0 | progress | |
| D027E | | _ | 90 | 130 | μA | 3.0 | VP6 Current | |
| | | — | 125 | 170 | μΑ | 5.0 | | |

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: The test conditions for all IDD measurements in Active Operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT disabled.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.

3: For RC oscillator configurations, current through REXT is not included. The current through the resistor can be extended by the formula IR = VDD/2REXT (mA) with REXT in kΩ.

4: The peripheral current is the sum of the base IDD or IPD and the additional current consumed when this peripheral is enabled. The peripheral ∆ current can be determined by subtracting the base IDD or IPD current from this limit. Max values should be used when calculating total current consumption.

5: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD.

17.5 Thermal Considerations

| Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$ | | | | | | | | |
|---|-----------|--|-------|-------|--|--|--|--|
| Param No. | Sym. | Characteristic | Тур. | Units | Conditions | | | |
| TH01 | θJA | Thermal Resistance | 62.4 | C/W | 20-pin PDIP package | | | |
| | | Junction to Ambient | 85.2 | C/W | 20-pin SOIC package | | | |
| | | | 108.1 | C/W | 20-pin SSOP package | | | |
| | | | 40 | C/W | 20-pin QFN 4x4mm package | | | |
| TH02 | θJC | Thermal Resistance Junction to Case | 28.1 | C/W | 20-pin PDIP package | | | |
| | | | 24.2 | C/W | 20-pin SOIC package | | | |
| | | | 32.2 | C/W | 20-pin SSOP package | | | |
| | | | 2.5 | C/W | 20-pin QFN 4x4mm package | | | |
| TH03 | TDIE | Die Temperature | 150 | С | For derated power calculations | | | |
| TH04 | PD | Power Dissipation | — | W | PD = PINTERNAL + PI/O | | | |
| TH05 | PINTERNAL | Internal Power Dissipation | _ | W | PINTERNAL = IDD x VDD (Note 1) | | | |
| TH06 | Pi/o | I/O Power Dissipation | _ | W | $PI/O = \Sigma (IOL * VOL) + \Sigma (IOH * (VDD - VOH))$ | | | |
| TH07 | Pder | Derated Power | — | W | PDER = PDMAX (TDIE - TA)/θJA (Note 2, 3) | | | |

Note 1: IDD is current to run the chip alone without driving any load on the output pins.

2: TA = Ambient Temperature.

3: Maximum allowable power dissipation is the lower value of either the absolute maximum total power dissipation or derated power.











FIGURE 18-12: MAXIMUM IDD vs. Fosc OVER VDD (HFINTOSC MODE)







FIGURE 18-31: SCHMITT TRIGGER INPUT THRESHOLD VIN vs. VDD OVER TEMPERATURE









FIGURE 18-48: TYPICAL VP6 REFERENCE VOLTAGE DISTRIBUTION (3V, 125°C)





FIGURE 18-53: TYPICAL VP6 REFERENCE VOLTAGE DISTRIBUTION (5V, -40°C)