

Welcome to [E-XFL.COM](https://www.e-xfl.com)

### Understanding [Embedded - DSP \(Digital Signal Processors\)](#)

[Embedded - DSP \(Digital Signal Processors\)](#) are specialized microprocessors designed to perform complex mathematical computations on digital signals in real-time. Unlike general-purpose processors, DSPs are optimized for high-speed numeric processing tasks, making them ideal for applications that require efficient and precise manipulation of digital data. These processors are fundamental in converting and processing signals in various forms, including audio, video, and communication signals, ensuring that data is accurately interpreted and utilized in embedded systems.

### Applications of [Embedded - DSP \(Digital Signal Processors\)](#)

#### Details

Product Status	Obsolete
Type	Fixed Point
Interface	I <sup>2</sup> C, I <sup>2</sup> S, IrDA, PPI, SPI, SPORT, UART
Clock Rate	400MHz
Non-Volatile Memory	ROM (64kB)
On-Chip RAM	64kB
Voltage - I/O	3.00V, 3.30V
Voltage - Core	1.40V
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	64-VFQFN Exposed Pad, CSP
Supplier Device Package	64-LFCSP-VQ (9x9)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/analog-devices/adbf592wycpz402">https://www.e-xfl.com/product-detail/analog-devices/adbf592wycpz402</a>

- EE-302: Interfacing ADSP-BF53x Blackfin® Processors to NAND FLASH Memory
- EE-303: Using VisualDSP++® Thread-Safe Libraries with a Third-Party RTOS
- EE-304: Using the Blackfin® Processor SPORT to Emulate a SPI Interface
- EE-306: PGO Linker - A Code Layout Tool for Blackfin Processors
- EE-312: Building Complex VDK/LwIP Applications Using Blackfin® Processors
- EE-323: Implementing Dynamically Loaded Software Modules
- EE-325: Interfacing Atmel Fingerprint Sensor AT77C104B with Blackfin® Processors
- EE-326: Blackfin® Processor and SDRAM Technology
- EE-330: Windows Vista Compatibility in VisualDSP++ 5.0 Development Tools
- EE-332: Cycle Counting and Profiling
- EE-333: Interfacing Blackfin® Processors to Winbond W25X16 SPI Flash Devices
- EE-334: Using Blackfin® Processor Hibernate State for Low Standby Power
- EE-336: Putting ADSP-BF54x Blackfin® Processor Booting into Practice
- EE-339: Using External Switching Regulators with Blackfin® Processors
- EE-340: Connecting SHARC® and Blackfin® Processors over SPI
- EE-341: Expert Pin Multiplexing Plug-in for Blackfin® Processors
- EE-347: Formatted Print to a UART Terminal with Blackfin® Processors
- EE-350: Seamlessly Interfacing MEMS Microphones with Blackfin Processors
- EE-351: Using the ADSP-BF592 Blackfin® Processor Tools Utility ROM
- EE-352: Soldering Considerations for Exposed-Pad Packages
- EE-356: Emulator and Evaluation Hardware Troubleshooting Guide for CCES Users

#### Data Sheet

- ADSP-BF592 Blackfin Embedded Processor Data Sheet

#### Emulator Manuals

- HPUSB, USB, and HPPCI Emulator User's Guide
- ICE-1000/ICE-2000 Emulator User's Guide
- ICE-100B Emulator User's Guide

#### Evaluation Kit Manuals

- ADSP-BF592 EZ-KIT Lite® Evaluation System Manual
- Blackfin®/SHARC® USB EZ-Extender® Manual

#### Integrated Circuit Anomalies

- ADSP-BF592 Blackfin Silicon Anomaly List for Revisions 0.1, 0.2

#### Processor Manuals

- ADSP-BF59x Blackfin® Processor Hardware Reference
- ADSP-BF5xx/ADSP-BF60x Blackfin® Processor Programming Reference
- Blackfin Processors: Manuals

#### Software Manuals

- CrossCore® Embedded Studio 2.5.0 Assembler and Preprocessor Manual
- CrossCore® Embedded Studio 2.5.0 C/C++ Compiler and Library Manual for Blackfin Processors
- CrossCore® Embedded Studio 2.5.0 Linker and Utilities Manual
- CrossCore® Embedded Studio 2.5.0 Loader and Utilities Manual
- CrossCore® Software Licensing Guide
- lwIP for CrossCore® Embedded Studio 1.0.0 User's Guide
- VisualDSP++® 5.0 Assembler and Preprocessor Manual
- VisualDSP++® 5.0 C/C++ Compiler and Library Manual for Blackfin Processors
- VisualDSP++® 5.0 Device Drivers and System Services Manual for Blackfin Processors
- VisualDSP++® 5.0 Kernel (VDK) Users Guide
- VisualDSP++® 5.0 Licensing Guide
- VisualDSP++® 5.0 Linker and Utilities Manual
- VisualDSP++® 5.0 Loader and Utilities Manual
- VisualDSP++® 5.0 Product Release Bulletin
- VisualDSP++® 5.0 Quick Installation Reference Card
- VisualDSP++® 5.0 Users Guide

## SOFTWARE AND SYSTEMS REQUIREMENTS

- Software and Tools Anomalies Search

## TOOLS AND SIMULATIONS

- ADSP-BF592 Blackfin Processor BSDL File 64-Lead LFCSP (11/2011)
- Blackfin Processors Software and Tools
- ADSP-BF592 Blackfin Processor IBIS Datafile 64 Lead LFCSP Package (11/2011)

---

## DESIGN RESOURCES

- [ADSP-BF592 Material Declaration](#)
- [PCN-PDN Information](#)
- [Quality And Reliability](#)
- [Symbols and Footprints](#)

## DISCUSSIONS

[View all ADSP-BF592 EngineerZone Discussions.](#)

## SAMPLE AND BUY

[Visit the product page to see pricing options.](#)

## TECHNICAL SUPPORT

[Submit a technical question or find your regional support number.](#)

## DOCUMENT FEEDBACK

[Submit feedback for this data sheet.](#)

## GENERAL DESCRIPTION

The ADSP-BF592 processor is a member of the Blackfin® family of products, incorporating the Analog Devices/Intel Micro Signal Architecture (MSA). Blackfin processors combine a dual-MAC state-of-the-art signal processing engine, the advantages of a clean, orthogonal RISC-like microprocessor instruction set, and single-instruction, multiple-data (SIMD) multimedia capabilities into a single instruction-set architecture.

The ADSP-BF592 processor is completely code compatible with other Blackfin processors. The ADSP-BF592 processor offers performance up to 400 MHz and reduced static power consumption. The processor features are shown in [Table 1](#).

**Table 1. Processor Features**

Feature	ADSP-BF592
Timer/Counters with PWM	3
SPORTs	2
SPIs	2
UART	1
Parallel Peripheral Interface	1
TWI	1
GPIOs	32
Memory (bytes)	
L1 Instruction SRAM	32K
L1 Instruction ROM	64K
L1 Data SRAM	32K
L1 Scratchpad SRAM	4K
L3 Boot ROM	4K
Maximum Instruction Rate <sup>1</sup>	400 MHz
Maximum System Clock Speed	100 MHz
Package Options	64-Lead LFCSP

<sup>1</sup> Maximum instruction rate is not available with every possible SCLK selection.

By integrating a rich set of industry-leading system peripherals and memory, Blackfin processors are the platform of choice for next-generation applications that require RISC-like programmability, multimedia support, and leading-edge signal processing in one integrated package.

### PORTABLE LOW POWER ARCHITECTURE

Blackfin processors provide world-class power management and performance. They are produced with a low power and low voltage design methodology and feature on-chip dynamic power management, which provides the ability to vary both the voltage and frequency of operation to significantly lower overall power consumption. This capability can result in a substantial reduction in power consumption, compared with just varying the frequency of operation. This allows longer battery life for portable appliances.

### SYSTEM INTEGRATION

The ADSP-BF592 processor is a highly integrated system-on-a-chip solution for the next generation of digital communication and consumer multimedia applications. By combining industry standard interfaces with a high performance signal processing core, cost-effective applications can be developed quickly, without the need for costly external components. The system peripherals include a watchdog timer; three 32-bit timers/counters with PWM support; two dual-channel, full-duplex synchronous serial ports (SPORTs); two serial peripheral interface (SPI) compatible ports; one UART® with IrDA support; a parallel peripheral interface (PPI); and a 2-wire interface (TWI) controller.

### BLACKFIN PROCESSOR CORE

As shown in [Figure 2](#), the Blackfin processor core contains two 16-bit multipliers, two 40-bit accumulators, two 40-bit ALUs, four video ALUs, and a 40-bit shifter. The computation units process 8-, 16-, or 32-bit data from the register file.

The compute register file contains eight 32-bit registers. When performing compute operations on 16-bit operand data, the register file operates as 16 independent 16-bit registers. All operands for compute operations come from the multiported register file and instruction constant fields.

Each MAC can perform a 16-bit by 16-bit multiply in each cycle, accumulating the results into the 40-bit accumulators. Signed and unsigned formats, rounding, and saturation are supported.

The ALUs perform a traditional set of arithmetic and logical operations on 16-bit or 32-bit data. In addition, many special instructions are included to accelerate various signal processing tasks. These include bit operations such as field extract and population count, modulo  $2^{32}$  multiply, divide primitives, saturation and rounding, and sign/exponent detection. The set of video instructions includes byte alignment and packing operations, 16-bit and 8-bit adds with clipping, 8-bit average operations, and 8-bit subtract/absolute value/accumulate (SAA) operations. The compare/select and vector search instructions are also provided.

For certain instructions, two 16-bit ALU operations can be performed simultaneously on register pairs (a 16-bit high half and 16-bit low half of a compute register). If the second ALU is used, quad 16-bit operations are possible.

The 40-bit shifter can perform shifts and rotates and is used to support normalization, field extract, and field deposit instructions.

The program sequencer controls the flow of instruction execution, including instruction alignment and decoding. For program flow control, the sequencer supports PC relative and indirect conditional jumps (with static branch prediction) and subroutine calls. Hardware is provided to support zero over

# ADSP-BF592

head looping. The architecture is fully interlocked, meaning that the programmer need not manage the pipeline when executing instructions with data dependencies.

The address arithmetic unit provides two addresses for simultaneous dual fetches from memory. It contains a multiported register file consisting of four sets of 32-bit index, modify, length, and base registers (for circular buffering) and eight additional 32-bit pointer registers (for C-style indexed stack manipulation).

Blackfin processors support a modified Harvard architecture in combination with a hierarchical memory structure. Level 1 (L1) memories are those that typically operate at the full processor speed with little or no latency. At the L1 level, the instruction memory holds instructions only. Data memory holds data, and a dedicated scratchpad data memory stores stack and local variable information.

Multiple L1 memory blocks are provided. The memory management unit (MMU) provides memory protection for individual tasks that may be operating on the core and can protect system registers from unintended access.

The architecture provides three modes of operation: user mode, supervisor mode, and emulation mode. User mode has restricted access to certain system resources, thus providing a protected software environment, while supervisor mode has unrestricted access to the system and core resources.

The Blackfin processor instruction set has been optimized so that 16-bit opcodes represent the most frequently used instructions, resulting in excellent compiled code density. Complex DSP instructions are encoded into 32-bit opcodes, representing fully featured multifunction instructions. Blackfin processors support a limited multi-issue capability, where a 32-bit instruction can be issued in parallel with two 16-bit instructions, allowing the programmer to use many of the core resources in a single instruction cycle.

The Blackfin processor assembly language uses an algebraic syntax for ease of coding and readability. The architecture has been optimized for use in conjunction with the C/C++ compiler, resulting in fast and efficient software implementations.




Figure 2. Blackfin Processor Core

initializes the count value of the timer, enables the appropriate interrupt, then enables the timer. Thereafter, the software must reload the counter before it counts to zero from the programmed value. This protects the system from remaining in an unknown state where software, which would normally reset the timer, has stopped running due to an external noise condition or software error.

If configured to generate a hardware reset, the watchdog timer resets both the core and the processor peripherals. After a reset, software can determine whether the watchdog was the source of the hardware reset by interrogating a status bit in the watchdog timer control register.

The timer is clocked by the system clock (SCLK) at a maximum frequency of  $f_{SCLK}$ .

### Timers

There are four general-purpose programmable timer units in the processor. Three timers have an external pin that can be configured either as a pulse width modulator (PWM) or timer output, as an input to clock the timer, or as a mechanism for measuring pulse widths and periods of external events. These timers can be synchronized to an external clock input to the several other associated PF pins, to an external clock input to the PPI\_CLK input pin, or to the internal SCLK.

The timer units can be used in conjunction with the UART to measure the width of the pulses in the data stream to provide a software auto-baud detect function for the respective serial channels.

The timers can generate interrupts to the processor core providing periodic events for synchronization, either to the system clock or to a count of external signals.

In addition to the three general-purpose programmable timers, a fourth timer is also provided. This extra timer is clocked by the internal processor clock and is typically used as a system tick clock for generation of operating system periodic interrupts.

### Serial Ports

The ADSP-BF592 processor incorporates two dual-channel synchronous serial ports (SPORT0 and SPORT1) for serial and multiprocessor communications. The SPORTs support the following features:

Serial port data can be automatically transferred to and from on-chip memory/external memory via dedicated DMA channels. Each of the serial ports can work in conjunction with another serial port to provide TDM support. In this configuration, one SPORT provides two transmit signals while the other SPORT provides the two receive signals. The frame sync and clock are shared.

Serial ports operate in five modes:

- Standard DSP serial mode
- Multichannel (TDM) mode
- I<sup>2</sup>S mode
- Packed I<sup>2</sup>S mode
- Left-justified mode

### Serial Peripheral Interface (SPI) Ports

The processor has two SPI-compatible ports that enable the processor to communicate with multiple SPI-compatible devices.

The SPI interface uses three pins for transferring data: two data pins (Master Output-Slave Input, MOSI, and Master Input-Slave Output, MISO) and a clock pin (serial clock, SCK). An SPI chip select input pin ( $\overline{SPIx\_SS}$ ) lets other SPI devices select the processor, and many SPI chip select output pins ( $\overline{SPIx\_SEL7-1}$ ) let the processor select other SPI devices. The SPI select pins are reconfigured general-purpose I/O pins. Using these pins, the SPI port provides a full-duplex, synchronous serial interface, which supports both master/slave modes and multimaster environments.

### UART Port

The ADSP-BF592 processor provides a full-duplex universal asynchronous receiver/transmitter (UART) port, which is fully compatible with PC-standard UARTs. The UART port provides a simplified UART interface to other peripherals or hosts, supporting full-duplex, DMA-supported, asynchronous transfers of serial data. The UART port includes support for five to eight data bits, one or two stop bits, and none, even, or odd parity. The UART port supports two modes of operation:

- PIO (programmed I/O) – The processor sends or receives data by writing or reading I/O mapped UART registers. The data is double-buffered on both transmit and receive.
- DMA (direct memory access) – The DMA controller transfers both transmit and receive data. This reduces the number and frequency of interrupts required to transfer data to and from memory. The UART has two dedicated DMA channels, one for transmit and one for receive. These DMA channels have lower default priority than most DMA channels because of their relatively low service rates.

### Parallel Peripheral Interface (PPI)

The processor provides a parallel peripheral interface (PPI) that can connect directly to parallel analog-to-digital and digital-to-analog converters, video encoders and decoders, and other general-purpose peripherals. The PPI consists of a dedicated input clock pin, up to three frame synchronization pins, and up to 16 data pins. The input clock supports parallel data rates up to half the system clock rate, and the synchronization signals can be configured as either inputs or outputs.

The PPI supports a variety of general-purpose and ITU-R 656 modes of operation. In general-purpose mode, the PPI provides half-duplex, bidirectional data transfer with up to 16 bits of data. Up to three frame synchronization signals are also provided. In ITU-R 656 mode, the PPI provides half-duplex bidirectional transfer of 8- or 10-bit video data. Additionally, on-chip decode of embedded start-of-line (SOL) and start-of-field (SOF) preamble packets is supported.



Note that when a GPIO pin is used to trigger wake from deep sleep, the programmed wake level must linger for at least 10ns to guarantee detection.

### Hibernate State—Maximum Static Power Savings

The hibernate state maximizes static power savings by disabling clocks to the processor core (CCLK) and to all of the peripherals (SCLK), as well as signaling an external voltage regulator that  $V_{DDINT}$  can be shut off. Any critical information stored internally (for example, memory contents, register contents, and other information) must be written to a nonvolatile storage device prior to removing power if the processor state is to be preserved. Writing b#0 to the `HIBERNATE` bit causes `EXT_WAKE` to transition low, which can be used to signal an external voltage regulator to shut down.

Since  $V_{DDEXT}$  can still be supplied in this mode, all of the external pins three-state, unless otherwise specified. This allows other devices that may be connected to the processor to still have power applied without drawing unwanted current.

As long as  $V_{DDEXT}$  is applied, the `VR_CTL` register maintains its state during hibernation. All other internal registers and memories, however, lose their content in the hibernate state.

### Power Savings

As shown in [Table 3](#), the processor supports two different power domains, which maximizes flexibility while maintaining compliance with industry standards and conventions. By isolating the internal logic of the processor into its own power domain, separate from other I/O, the processor can take advantage of dynamic power management without affecting the other I/O devices. There are no sequencing requirements for the various power domains, but all domains must be powered according to the appropriate [Specifications](#) table for processor operating conditions, even if the feature/peripheral is not used.

**Table 3. Power Domains**

Power Domain	$V_{DD}$ Range
All internal logic and memories	$V_{DDINT}$
All other I/O	$V_{DDEXT}$

The dynamic power management feature of the processor allows both the processor's input voltage ( $V_{DDINT}$ ) and clock frequency ( $f_{CCLK}$ ) to be dynamically controlled.

The power dissipated by a processor is largely a function of its clock frequency and the square of the operating voltage. For example, reducing the clock frequency by 25% results in a 25% reduction in dynamic power dissipation, while reducing the voltage by 25% reduces dynamic power dissipation by more than 40%. Further, these power savings are additive, in that if the clock frequency and supply voltage are both reduced, the power savings can be dramatic, as shown in the following equations.

### Power Savings Factor

$$= \frac{f_{CCLKRED}}{f_{CCLKNOM}} \times \left( \frac{V_{DDINTRED}}{V_{DDINTNOM}} \right)^2 \times \left( \frac{T_{RED}}{T_{NOM}} \right)$$

$$\% \text{ Power Savings} = (1 - \text{Power Savings Factor}) \times 100\%$$

where:

$f_{CCLKNOM}$  is the nominal core clock frequency

$f_{CCLKRED}$  is the reduced core clock frequency

$V_{DDINTNOM}$  is the nominal internal supply voltage

$V_{DDINTRED}$  is the reduced internal supply voltage

$T_{NOM}$  is the duration running at  $f_{CCLKNOM}$

$T_{RED}$  is the duration running at  $f_{CCLKRED}$

## VOLTAGE REGULATION

The ADSP-BF592 processor requires an external voltage regulator to power the  $V_{DDINT}$  domain. To reduce standby power consumption, the external voltage regulator can be signaled through `EXT_WAKE` to remove power from the processor core. This signal is high-true for power-up and may be connected directly to the low-true shut-down input of many common regulators.

While in the hibernate state, the external supply,  $V_{DDEXT}$ , can still be applied, eliminating the need for external buffers. The external voltage regulator can be activated from this power-down state by asserting the `RESET` pin, which then initiates a boot sequence. `EXT_WAKE` indicates a wakeup to the external voltage regulator.

The power good ( $\overline{PG}$ ) input signal allows the processor to start only after the internal voltage has reached a chosen level. In this way, the startup time of the external regulator is detected after hibernation. For a complete description of the power-good functionality, refer to the *ADSP-BF59x Blackfin Processor Hardware Reference*.

## CLOCK SIGNALS

The processor can be clocked by an external crystal, a sine wave input, or a buffered, shaped clock derived from an external clock oscillator.

If an external clock is used, it should be a TTL-compatible signal and must not be halted, changed, or operated below the specified frequency during normal operation. This signal is connected to the processor's `CLKIN` pin. When an external clock is used, the `XTAL` pin must be left unconnected.

Alternatively, because the processor includes an on-chip oscillator circuit, an external crystal may be used. For fundamental frequency operation, use the circuit shown in [Figure 4](#). A parallel-resonant, fundamental frequency, microprocessor-grade crystal is connected across the `CLKIN` and `XTAL` pins. The on-chip resistance between `CLKIN` and the `XTAL` pin is in the 500 k $\Omega$  range. Further parallel resistors are typically not

## INSTRUCTION SET DESCRIPTION

The Blackfin processor family assembly language instruction set employs an algebraic syntax designed for ease of coding and readability. The instructions have been specifically tuned to provide a flexible, densely encoded instruction set that compiles to a very small final memory size. The instruction set also provides fully featured multifunction instructions that allow the programmer to use many of the processor core resources in a single instruction. Coupled with many features more often seen on microcontrollers, this instruction set is very efficient when compiling C and C++ source code. In addition, the architecture supports both user (algorithm/application code) and supervisor (O/S kernel, device drivers, debuggers, ISRs) modes of operation, allowing multiple levels of access to core processor resources.

The assembly language, which takes advantage of the processor's unique architecture, offers the following advantages:

- Seamlessly integrated DSP/MCU features are optimized for both 8-bit and 16-bit operations.
- A multi-issue load/store modified-Harvard architecture, which supports two 16-bit MAC or four 8-bit ALU + two load/store + two pointer updates per cycle.
- All registers, I/O, and memory are mapped into a unified 4G byte memory space, providing a simplified programming model.
- Microcontroller features, such as arbitrary bit and bit-field manipulation, insertion, and extraction; integer operations on 8-, 16-, and 32-bit data-types; and separate user and supervisor stack pointers.
- Code density enhancements, which include intermixing of 16-bit and 32-bit instructions (no mode switching, no code segregation). Frequently used instructions are encoded in 16 bits.

## DEVELOPMENT TOOLS

Analog Devices supports its processors with a complete line of software and hardware development tools, including integrated development environments (which include CrossCore<sup>®</sup> Embedded Studio and/or VisualDSP++<sup>®</sup>), evaluation products, emulators, and a wide variety of software add-ins.

### *Integrated Development Environments (IDEs)*

For C/C++ software writing and editing, code generation, and debug support, Analog Devices offers two IDEs.

The newest IDE, CrossCore Embedded Studio, is based on the Eclipse™ framework. Supporting most Analog Devices processor families, it is the IDE of choice for future processors, including multicore devices. CrossCore Embedded Studio seamlessly integrates available software add-ins to support real time operating systems, file systems, TCP/IP stacks, USB stacks, algorithmic software modules, and evaluation hardware board support packages. For more information, visit [www.analog.com/cces](http://www.analog.com/cces).

The other Analog Devices IDE, VisualDSP++, supports processor families introduced prior to the release of CrossCore Embedded Studio. This IDE includes the Analog Devices VDK real time operating system and an open source TCP/IP stack. For more information visit [www.analog.com/visualdsp](http://www.analog.com/visualdsp). Note that VisualDSP++ will not support future Analog Devices processors.

### *EZ-KIT Lite Evaluation Board*

For processor evaluation, Analog Devices provides wide range of EZ-KIT Lite<sup>®</sup> evaluation boards. Including the processor and key peripherals, the evaluation board also supports on-chip emulation capabilities and other evaluation and development features. Also available are various EZ-Extenders<sup>®</sup>, which are daughter cards delivering additional specialized functionality, including audio and video processing. For more information visit [www.analog.com](http://www.analog.com) and search on “ezkit” or “ezextender”.

### *EZ-KIT Lite Evaluation Kits*

For a cost-effective way to learn more about developing with Analog Devices processors, Analog Devices offer a range of EZ-KIT Lite evaluation kits. Each evaluation kit includes an EZ-KIT Lite evaluation board, directions for downloading an evaluation version of the available IDE(s), a USB cable, and a power supply. The USB controller on the EZ-KIT Lite board connects to the USB port of the user's PC, enabling the chosen IDE evaluation suite to emulate the on-board processor in-circuit. This permits the customer to download, execute, and debug programs for the EZ-KIT Lite system. It also supports in-circuit programming of the on-board Flash device to store user-specific boot code, enabling standalone operation. With the full version of CrossCore Embedded Studio or VisualDSP++ installed (sold separately), engineers can develop software for supported EZ-KITs or any custom system utilizing supported Analog Devices processors.

### *Software Add-Ins for CrossCore Embedded Studio*

Analog Devices offers software add-ins which seamlessly integrate with CrossCore Embedded Studio to extend its capabilities and reduce development time. Add-ins include board support packages for evaluation hardware, various middleware packages, and algorithmic modules. Documentation, help, configuration dialogs, and coding examples present in these add-ins are viewable through the CrossCore Embedded Studio IDE once the add-in is installed.

### *Board Support Packages for Evaluation Hardware*

Software support for the EZ-KIT Lite evaluation boards and EZ-Extender daughter cards is provided by software add-ins called Board Support Packages (BSPs). The BSPs contain the required drivers, pertinent release notes, and select example code for the given evaluation hardware. A download link for a specific BSP is located on the web page for the associated EZ-KIT or EZ-Extender product. The link is found in the *Product Download* area of the product web page.



### Middleware Packages

Analog Devices separately offers middleware add-ins such as real time operating systems, file systems, USB stacks, and TCP/IP stacks. For more information see the following web pages:

- [www.analog.com/ucos3](http://www.analog.com/ucos3)
- [www.analog.com/ucfs](http://www.analog.com/ucfs)
- [www.analog.com/ucusbd](http://www.analog.com/ucusbd)
- [www.analog.com/lwip](http://www.analog.com/lwip)

### Algorithmic Modules

To speed development, Analog Devices offers add-ins that perform popular audio and video processing algorithms. These are available for use with both CrossCore Embedded Studio and VisualDSP++. For more information visit [www.analog.com](http://www.analog.com) and search on “Blackfin software modules” or “SHARC software modules”.

### Designing an Emulator-Compatible DSP Board (Target)

For embedded system test and debug, Analog Devices provides a family of emulators. On each JTAG DSP, Analog Devices supplies an IEEE 1149.1 JTAG Test Access Port (TAP). In-circuit emulation is facilitated by use of this JTAG interface. The emulator accesses the processor’s internal features via the processor’s TAP, allowing the developer to load code, set breakpoints, and view variables, memory, and registers. The processor must be halted to send data and commands, but once an operation is completed by the emulator, the DSP system is set to run at full speed with no impact on system timing. The emulators require the target board to include a header that supports connection of the DSP’s JTAG port to the emulator.

For details on target board design issues including mechanical layout, single processor connections, signal buffering, signal termination, and emulator pod logic, see the Engineer-to-Engineer Note “*Analog Devices JTAG Emulation Technical Reference*” (EE-68) on the Analog Devices website ([www.analog.com](http://www.analog.com))—use site search on “EE-68.” This document is updated regularly to keep pace with improvements to emulator support.

### ADDITIONAL INFORMATION

The following publications that describe the ADSP-BF592 processor (and related processors) can be ordered from any Analog Devices sales office or accessed electronically on our website:

- *Getting Started With Blackfin Processors*
- *ADSP-BF59x Blackfin Processor Hardware Reference*
- *Blackfin Processor Programming Reference*
- *ADSP-BF592 Blackfin Processor Anomaly List*

### RELATED SIGNAL CHAINS

A *signal chain* is a series of signal conditioning electronic components that receive input (data acquired from sampling either real-time phenomena or from stored data) in tandem, with the output of one portion of the chain supplying input to the next. Signal chains are often used in signal processing applications to

gather and process data or to apply system controls based on analysis of real-time phenomena. For more information about this term and related topics, see the “signal chain” entry in the [Glossary of EE Terms](#) on the Analog Devices website.

Analog Devices eases signal processing system development by providing signal processing components that are designed to work together well. A tool for viewing relationships between specific applications and related components is available on the [www.analog.com](http://www.analog.com) website.

The Circuits from the Lab™ site ([www.analog.com/circuits](http://www.analog.com/circuits)) provides:

- Graphical circuit block diagram presentation of signal chains for a variety of circuit types and applications
- Drill down links for components in each chain to selection guides and application information
- Reference designs applying best practice design techniques

Table 7. Signal Descriptions (Continued)

Signal Name	Type	Function	Driver Type
PG10–GPIO/SPI1_MISO/PPI_D2	I/O	GPIO/SPI1 Master In Slave Out/PPI Data 2 (This pin should always be pulled high through a 4.7 kΩ resistor if booting via the SPI port.)	A
PG11–GPIO/SPI1_SSEL5/PPI_D3	I/O	GPIO/SPI1 Slave Select Enable 5/PPI Data 3	A
PG12–GPIO/SPI1_SSEL2/PPI_D4/WAKEN2	I/O	GPIO/SPI1 Slave Select Enable 2 Output/PPI Data 4/Wake Enable 2	A
PG13–GPIO/SPI1_SSEL1/SPI1_SS/PPI_D5	I/O	GPIO/SPI1 Slave Select Enable 1 Output/PPI Data 5/SPI1 Slave Select Input	A
PG14–GPIO/SPI1_SSEL4/PPI_D6/TACLK1	I/O	GPIO/SPI1 Slave Select Enable 4/PPI Data 6/Timer 1 Auxiliary Clock Input	A
PG15–GPIO/SPI1_SSEL6/PPI_D7/TACLK2	I/O	GPIO/SPI1 Slave Select Enable 6/PPI Data 7/Timer 2 Auxiliary Clock Input	A
<i>TWI</i>			
SCL	I/O	TWI Serial Clock (This signal is an open-drain output and requires a pull-up resistor. Consult version 2.1 of the I <sup>2</sup> C specification for the proper resistor value.)	B
SDA	I/O	TWI Serial Data (This signal is an open-drain output and requires a pull-up resistor. Consult version 2.1 of the I <sup>2</sup> C specification for the proper resistor value.)	B
<i>JTAG Port</i>			
TCK	I	JTAG CLK	A
TDO	O	JTAG Serial Data Out	
TDI	I	JTAG Serial Data In	
TMS	I	JTAG Mode Select	
TRST	I	JTAG Reset (This lead should be pulled low if the JTAG port is not used.)	
EMU	O	Emulation Output	A
<i>Clock</i>			
CLKIN	I	CLK/Crystal In	C
XTAL	O	Crystal Output	
EXTCLK	O	External Clock Output pin/System Clock Output	
<i>Mode Controls</i>			
RESET	I	Reset	
NMI	I	Nonmaskable Interrupt (This lead should be pulled high when not used.)	
BMODE2–0	I	Boot Mode Strap 2–0	
PPI_CLK	I	PPI Clock Input	
<i>External Regulator Control</i>			
PG	I	Power Good indication	A
EXT_WAKE	O	Wake up Indication	
<i>Power Supplies</i>			
		<b>ALL SUPPLIES MUST BE POWERED</b> See <a href="#">Operating Conditions on Page 16</a> .	
V <sub>DDEXT</sub>	P	I/O Power Supply	
V <sub>DDINT</sub>	P	Internal Power Supply	
GND	G	Ground for All Supplies (Back Side of LFCSP Package.)	

## SPECIFICATIONS

Specifications are subject to change without notice.

### OPERATING CONDITIONS

Parameter	Conditions	Min	Nominal	Max	Unit
V <sub>DDINT</sub>	Internal Supply Voltage				
	Non-Automotive Models	1.1		1.47	V
	Automotive Models	1.33		1.47	V
V <sub>DDEXT</sub>	External Supply Voltage				
	Non-Automotive Models	1.7	1.8/2.5/3.3	3.6	V
	Automotive Models	2.7		3.6	V
V <sub>IH</sub>	High Level Input Voltage <sup>1,2</sup>				
	V <sub>DDEXT</sub> = 1.9 V	1.1			V
V <sub>IHCLKIN</sub>	High Level Input Voltage <sup>1,2</sup>				
	V <sub>DDEXT</sub> = 1.9 V	1.2			V
V <sub>IH</sub>	High Level Input Voltage <sup>1,2</sup>				
	V <sub>DDEXT</sub> = 2.75 V	1.7			V
V <sub>IH</sub>	High Level Input Voltage <sup>1,2</sup>				
	V <sub>DDEXT</sub> = 3.6 V	2.0			V
V <sub>IHCLKIN</sub>	High Level Input Voltage <sup>1,2</sup>				
	V <sub>DDEXT</sub> = 3.6 V	2.2			V
V <sub>IHTWI</sub>	High Level Input Voltage <sup>3</sup>				
	V <sub>DDEXT</sub> = 1.90 V/2.75 V/3.6 V	0.7 × V <sub>DDEXT</sub>		3.6	V
V <sub>IL</sub>	Low Level Input Voltage <sup>1,2</sup>				
	V <sub>DDEXT</sub> = 1.7 V			0.6	V
V <sub>IL</sub>	Low Level Input Voltage <sup>1,2</sup>				
	V <sub>DDEXT</sub> = 2.25 V			0.7	V
V <sub>IL</sub>	Low Level Input Voltage <sup>1,2</sup>				
	V <sub>DDEXT</sub> = 3.0 V			0.8	V
V <sub>ILTWI</sub>	Low Level Input Voltage <sup>3</sup>				
	V <sub>DDEXT</sub> = Minimum			0.3 × V <sub>DDEXT</sub>	V
T <sub>J</sub>	Junction Temperature				
	64-Lead LFCSP @ T <sub>AMBIENT</sub> = 0°C to +70°C	0		80	°C
T <sub>J</sub>	Junction Temperature				
	64-Lead LFCSP @ T <sub>AMBIENT</sub> = -40°C to +85°C	-40		+95	°C
T <sub>J</sub>	Junction Temperature				
	64-Lead LFCSP @ T <sub>AMBIENT</sub> = -40°C to +105°C	-40		+115	°C

<sup>1</sup> Bidirectional leads (PF15–0, PG15–0) and input leads (TCK, TDI, TMS,  $\overline{\text{TRST}}$ , CLKIN,  $\overline{\text{RESET}}$ ,  $\overline{\text{NMI}}$ , and BMODE2–0) of the ADSP-BF592 processor are 3.3 V tolerant (always accept up to 3.6 V maximum V<sub>IH</sub>). Voltage compliance (on outputs, V<sub>OH</sub>) is limited by the V<sub>DDEXT</sub> supply voltage.

<sup>2</sup> Parameter value applies to all input and bidirectional leads, except SDA and SCL.

<sup>3</sup> Parameter applies to SDA and SCL.

## Total Power Dissipation

Total power dissipation has two components:

1. Static, including leakage current
2. Dynamic, due to transistor switching characteristics

Many operating conditions can also affect power dissipation, including temperature, voltage, operating frequency, and processor activity. [Electrical Characteristics on Page 18](#) shows the current dissipation for internal circuitry ( $V_{DDINT}$ ).  $I_{DDDEEPSLEEP}$  specifies static power dissipation as a function of voltage ( $V_{DDINT}$ ) and temperature (see [Table 12](#)), and  $I_{DDINT}$  specifies the total power specification for the listed test conditions, including the dynamic component as a function of voltage ( $V_{DDINT}$ ) and frequency ([Table 13](#)).

There are two parts to the dynamic component. The first part is due to transistor switching in the core clock (CCLK) domain. This part is subject to an Activity Scaling Factor (ASF), which represents application code running on the processor core and L1 memories ([Table 11](#)).

The ASF is combined with the CCLK frequency and  $V_{DDINT}$  dependent data in [Table 13](#) to calculate this part. The second part is due to transistor switching in the system clock (SCLK) domain, which is included in the  $I_{DDINT}$  specification equation.

**Table 11. Activity Scaling Factors (ASF)<sup>1</sup>**

$I_{DDINT}$ Power Vector	Activity Scaling Factor (ASF)
$I_{DD-PEAK}$	1.29
$I_{DD-HIGH}$	1.26
$I_{DD-TYP}$	1.00
$I_{DD-APP}$	0.83
$I_{DD-NOP}$	0.66
$I_{DD-IDLE}$	0.33

<sup>1</sup> See *Estimating Power for ADSP-BF534/BF536/BF537 Blackfin Processors (EE-297)*. The power vector information also applies to the ADSP-BF592 processor.

**Table 12. Static Current -  $I_{DD-DEEPSLEEP}$  (mA)**

$T_J$ (°C) <sup>1</sup>	Voltage ( $V_{DDINT}$ ) <sup>1</sup>							
	1.15 V	1.20 V	1.25 V	1.30 V	1.35 V	1.40 V	1.45 V	1.50 V
25	0.85	0.98	1.13	1.29	1.46	1.62	1.85	2.07
40	1.57	1.8	2.01	2.16	2.51	2.74	3.05	3.36
55	2.57	2.88	3.2	3.5	3.84	4.22	4.63	5.05
70	4.04	4.45	4.86	5.3	5.81	6.31	6.87	7.45
85	6.52	7.12	7.73	8.36	9.09	9.86	10.67	11.54
100	9.67	10.51	11.37	12.24	13.21	14.26	15.37	16.55
115	14.18	15.29	16.45	17.71	19.05	20.45	21.96	23.56

<sup>1</sup> Valid temperature and voltage ranges are model-specific. See [Operating Conditions on Page 16](#).

**Table 13. Dynamic Current in CCLK Domain (mA, with ASF = 1.0)<sup>1</sup>**

$f_{CCLK}$ (MHz) <sup>2</sup>	Voltage ( $V_{DDINT}$ ) <sup>2</sup>							
	1.15 V	1.20 V	1.25 V	1.30 V	1.35 V	1.40 V	1.45 V	1.50 V
400	N/A	N/A	N/A	N/A	85.31	88.96	92.81	96.63
350	N/A	N/A	N/A	72.08	75.41	78.70	82.07	85.46
300	N/A	57.52	60.38	63.22	66.14	69.02	71.93	75.05
250	46.10	48.43	50.76	53.19	55.68	58.17	60.69	63.23
200	37.86	39.80	41.76	43.79	45.81	47.85	49.97	52.09
100	21.45	22.56	23.78	24.98	25.97	26.64	27.92	29.98

<sup>1</sup> The values are not guaranteed as stand-alone maximum specifications. They must be combined with static current per the equations of [Electrical Characteristics on Page 18](#).

<sup>2</sup> Valid frequency and voltage ranges are model-specific. See [Operating Conditions on Page 16](#) and [Table 8 on Page 17](#).

## PACKAGE INFORMATION

The information presented in [Figure 6](#) and [Table 17](#) provides details about the package branding for the ADSP-BF592 processor. For a complete listing of product availability, see [Ordering Guide on Page 44](#).



Figure 6. Product Information on Package

Table 17. Package Brand Information

Brand Key	Field Description
ADSP-BF592	Product Name
t	Temperature Range
pp	Package Type
Z	RoHS Compliant Designation
ccc	See Ordering Guide
vvvvv.x	Assembly Lot Code
n.n	Silicon Revision
#	RoHS Compliance Designator
yyww	Date Code

## TIMING SPECIFICATIONS

Specifications are subject to change without notice.

### Clock and Reset Timing

Table 18 and Figure 7 describe clock and reset operations. Per the CCLK and SCLK timing specifications in Table 8 to Table 10, combinations of CLKIN and clock multipliers must not select core/peripheral clocks in excess of the processor's instruction rate.

Table 18. Clock and Reset Timing

Parameter	$V_{DDEXT}$ 1.8 V Nominal		$V_{DDEXT}$ 2.5 V/3.3 V Nominal		Unit
	Min	Max	Min	Max	
<i>Timing Requirements</i>					
$f_{CKIN}$ CLKIN Period <sup>1, 2, 3, 4</sup>	12	50	12	50	MHz
$t_{CKINL}$ CLKIN Low Pulse <sup>1</sup>	10		10		ns
$t_{CKINH}$ CLKIN High Pulse <sup>1</sup>	10		10		ns
$t_{WRST}$ $\overline{RESET}$ Asserted Pulse Width Low <sup>5</sup>	$11 \times t_{CKIN}$		$11 \times t_{CKIN}$		ns
<i>Switching Characteristic</i>					
$t_{BUFDLAY}$ CLKIN to CLKBUF <sup>6</sup> Delay		11		10	ns

<sup>1</sup> Applies to PLL bypass mode and PLL non bypass mode.

<sup>2</sup> Combinations of the CLKIN frequency and the PLL clock multiplier must not exceed the allowed  $f_{VCO}$ ,  $f_{CCLK}$ , and  $f_{SCLK}$  settings discussed in Table 8 on Page 17 through Table 10 on Page 17.

<sup>3</sup> The  $t_{CKIN}$  period (see Figure 7) equals  $1/f_{CKIN}$ .

<sup>4</sup> If the DF bit in the PLL\_CTL register is set, the minimum  $f_{CKIN}$  specification is 24 MHz.

<sup>5</sup> Applies after power-up sequence is complete. See Table 19 and Figure 8 for power-up reset timing.

<sup>6</sup> The ADSP-BF592 processor does not have a dedicated CLKBUF pin. Rather, the EXTCLK pin may be programmed to serve as CLKBUF or CLKOUT. This parameter applies when EXTCLK is programmed to output CLKBUF.




Figure 7. Clock and Reset Timing



## Parallel Peripheral Interface Timing

Table 20 and Figure 9 through Figure 13 describe parallel peripheral interface operations.

**Table 20. Parallel Peripheral Interface Timing**

Parameter	$V_{DDEXT} = 1.8\text{ V}$		$V_{DDEXT} = 2.5\text{ V}/3.3\text{ V}$		Unit
	Min	Max	Min	Max	
<i>Timing Requirements</i>					
$t_{PCLKW}$ PPI_CLK Width <sup>1</sup>	$t_{SCLK} - 1.5$		$t_{SCLK} - 1.5$		ns
$t_{PCLK}$ PPI_CLK Period <sup>1</sup>	$2 \times t_{SCLK} - 1.5$		$2 \times t_{SCLK} - 1.5$		ns
<i>Timing Requirements—GP Input and Frame Capture Modes</i>					
$t_{PSUD}$ External Frame Sync Startup Delay <sup>2</sup>	$4 \times t_{PCLK}$		$4 \times t_{PCLK}$		ns
$t_{SFSPE}$ External Frame Sync Setup Before PPI_CLK (Nonsampling Edge for Rx, Sampling Edge for Tx)	6.7		6.7		ns
$t_{HFSPE}$ External Frame Sync Hold After PPI_CLK	1.8		1.6		ns
$t_{SDRPE}$ Receive Data Setup Before PPI_CLK	4.1		3.5		ns
$t_{HDRPE}$ Receive Data Hold After PPI_CLK	2		1.6		ns
<i>Switching Characteristics—GP Output and Frame Capture Modes</i>					
$t_{DFSPE}$ Internal Frame Sync Delay After PPI_CLK			9.0		ns
$t_{HOFSPPE}$ Internal Frame Sync Hold After PPI_CLK	1.7		1.7		ns
$t_{DDTPE}$ Transmit Data Delay After PPI_CLK			8.7		ns
$t_{HDTPE}$ Transmit Data Hold After PPI_CLK	2.3		1.9		ns

<sup>1</sup> PPI\_CLK frequency cannot exceed  $f_{SCLK}/2$ .

<sup>2</sup> The PPI port is fully enabled 4 PPI clock cycles after the PAB write to the PPI port enable bit. Only after the PPI port is fully enabled are external frame syncs and data words guaranteed to be received correctly by the PPI peripheral.




Figure 9. PPI with External Frame Sync Timing





Figure 10. PPI GP Rx Mode with External Frame Sync Timing

**Table 25. Serial Ports—Gated Clock Mode**

Parameter	$V_{DDEXT}$ 1.8 V Nominal		$V_{DDEXT}$ 2.5 V/3.3 V Nominal		Unit
	Min	Max	Min	Max	
<i>Timing Requirements</i>					
$t_{SDRI}$	Receive Data Setup Before TSCLKx		8.7		ns
$t_{HDRI}$	Receive Hold After TSCLKx		0		ns
<i>Switching Characteristics</i>					
$t_{DDTI}$	Transmit Data Delay After TSCLKx			3	ns
$t_{HDTI}$	Transmit Data Hold After TSCLKx		-1.8		ns
$t_{DFTSCLKCNV}$	First TSCLKx edge delay after TFSx/TMR1 Low		$0.5 \times t_{TSCLK} - 3$		ns
$t_{DCNVLTSCLK}$	TFSx/TMR1 High Delay After Last TSCLKx Edge		$t_{TSCLK} - 3$		ns

**GATED CLOCK MODE DATA RECEIVE**



**DELAY TIME DATA TRANSMIT**




Figure 18. Serial Ports Gated Clock Mode

**Serial Peripheral Interface (SPI) Port—Master Timing**

Table 26 and Figure 19 describe SPI port master operations.

**Table 26. Serial Peripheral Interface (SPI) Port—Master Timing**

Parameter	$V_{DDEXT}$ 1.8V Nominal		$V_{DDEXT}$ 2.5 V/3.3V Nominal		Unit
	Min	Max	Min	Max	
<i>Timing Requirements</i>					
$t_{SSPIDM}$	Data Input Valid to SCK Edge (Data Input Setup)		11.6	9.6	ns
$t_{HSPIDM}$	SCK Sampling Edge to Data Input Invalid		-1.5	-1.5	ns
<i>Switching Characteristics</i>					
$t_{SDSCIM}$	SPI_SELx low to First SCK Edge		$2 \times t_{SCLK} - 1.5$	$2 \times t_{SCLK} - 1.5$	ns
$t_{SPICHM}$	Serial Clock High Period		$2 \times t_{SCLK} - 1.5$	$2 \times t_{SCLK} - 1.5$	ns
$t_{SPICLM}$	Serial Clock Low Period		$2 \times t_{SCLK} - 1.5$	$2 \times t_{SCLK} - 1.5$	ns
$t_{SPICLK}$	Serial Clock Period		$4 \times t_{SCLK} - 1.5$	$4 \times t_{SCLK} - 1.5$	ns
$t_{HDSM}$	Last SCK Edge to $\overline{SPI\_SELx}$ High		$2 \times t_{SCLK} - 2$	$2 \times t_{SCLK} - 1.5$	ns
$t_{SPITDM}$	Sequential Transfer Delay		$2 \times t_{SCLK} - 1.5$	$2 \times t_{SCLK} - 1.5$	ns
$t_{DDSPIDM}$	SCK Edge to Data Out Valid (Data Out Delay)		0	6	ns
$t_{HDSPIDM}$	SCK Edge to Data Out Invalid (Data Out Hold)		-1	-1	ns




Figure 19. Serial Peripheral Interface (SPI) Port—Master Timing

## OUTPUT DRIVE CURRENTS

Figure 25 through Figure 33 show typical current-voltage characteristics for the output drivers of the ADSP-BF592 processor.

The curves represent the current drive capability of the output drivers. See Table 7 on Page 14 for information about which driver type corresponds to a particular pin.




Figure 25. Driver Type A Current ( $3.3V V_{DDEXT}$ )




Figure 26. Drive Type A Current ( $2.5V V_{DDEXT}$ )




Figure 27. Driver Type A Current ( $1.8V V_{DDEXT}$ )




Figure 28. Driver Type B Current ( $3.3V V_{DDEXT}$ )




Figure 29. Driver Type B Current ( $2.5V V_{DDEXT}$ )




Figure 30. Driver Type B Current ( $1.8V V_{DDEXT}$ )




Figure 33. Driver Type C Current ( $1.8V V_{DDEXT}$ )




Figure 31. Driver Type C Current ( $3.3V V_{DDEXT}$ )




Figure 32. Driver Type C Current ( $2.5V V_{DDEXT}$ )

### TEST CONDITIONS

All timing parameters appearing in this data sheet were measured under the conditions described in this section. Figure 34 shows the measurement point for ac measurements (except output enable/disable). The measurement point  $V_{MEAS}$  is  $V_{DDEXT}/2$  for  $V_{DDEXT}$  (nominal) = 1.8 V/2.5 V/3.3 V.




Figure 34. Voltage Reference Levels for AC Measurements (Except Output Enable/Disable)

### Output Enable Time Measurement

Output pins are considered to be enabled when they have made a transition from a high impedance state to the point when they start driving.

The output enable time  $t_{ENA}$  is the interval from the point when a reference signal reaches a high or low voltage level to the point when the output starts driving as shown on the right side of Figure 35.




Figure 35. Output Enable/Disable




Figure 38. Driver Type A Typical Rise and Fall Times (10%–90%) vs. Load Capacitance (2.5V V<sub>DDEXT</sub>)




Figure 41. Driver Type C Typical Rise and Fall Times (10%–90%) vs. Load Capacitance (2.5V V<sub>DDEXT</sub>)




Figure 39. Driver Type A Typical Rise and Fall Times (10%–90%) vs. Load Capacitance (3.3V V<sub>DDEXT</sub>)




Figure 42. Driver Type C Typical Rise and Fall Times (10%–90%) vs. Load Capacitance (3.3V V<sub>DDEXT</sub>)





Figure 40. Driver Type C Typical Rise and Fall Times (10%–90%) vs. Load Capacitance (1.8V V<sub>DDEXT</sub>)



# OUTLINE DIMENSIONS

Dimensions in [Figure 45](#) are shown in millimeters.



COMPLIANT TO JEDEC STANDARDS MO-220-VMM4

Figure 45. 64-Lead Lead Frame Chip Scale Package [LF CSP\_VQ<sup>1</sup>]  
 Very Thin Quad (CP-64-4)  
 Dimensions shown in millimeters

<sup>1</sup>For information relating to the CP-64-4 package's exposed pad, see the table endnotes on [Page 41](#).