



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	70 MIPs
Connectivity	I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, WDT
Number of I/O	21
Program Memory Size	128KB (43K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	A/D 11x10/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SOIC (0.295", 7.50mm Width)
Supplier Device Package	28-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33ev128gm002t-i-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# 1.0 DEVICE OVERVIEW

- Note 1: This data sheet summarizes the features of the dsPIC33EVXXXGM00X/10X family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the related section in the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
  - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

This document contains device-specific information for the dsPIC33EVXXXGM00X/10X family Digital Signal Controller (DSC) devices.

dsPIC33EVXXXGM00X/10X family devices contain extensive Digital Signal Processor (DSP) functionality with a high-performance, 16-bit MCU architecture.

Figure 1-1 shows a general block diagram of the core and peripheral modules. Table 1-1 lists the functions of the various pins shown in the pinout diagrams.

### FIGURE 1-1: dsPIC33EVXXXGM00X/10X FAMILY BLOCK DIAGRAM



### 3.5 **Programmer's Model**

The programmer's model for the dsPIC33EVXXXGM00X/ 10X family is shown in Figure 3-2. All registers in the programmer's model are memory-mapped and can be manipulated directly by instructions. Table 3-1 lists a description of each register. In addition to the registers contained in the programmer's model, the dsPIC33EVXXXGM00X/10X family devices contain control registers for Modulo Addressing and Bit-Reversed Addressing, and interrupts. These registers are described in subsequent sections of this document.

All registers associated with the programmer's model are memory-mapped, as shown in Table 4-1.

TABLE 3-1	PROGRAMMER'S MODEL REGISTER DESCRIPTIONS

Register(s) Name	Description
W0 through W15 <sup>(1)</sup>	Working Register Array
W0 through W14 <sup>(1)</sup>	Alternate Working Register Array 1
W0 through W14 <sup>(1)</sup>	Alternate Working Register Array 2
ACCA, ACCB	40-Bit DSP Accumulators
PC	23-Bit Program Counter
SR	ALU and DSP Engine STATUS Register
SPLIM	Stack Pointer Limit Value Register
TBLPAG	Table Memory Page Address Register
DSRPAG	Extended Data Space (EDS) Read Page Register
RCOUNT	REPEAT Loop Counter Register
DCOUNT	DO Loop Count Register
DOSTARTH <sup>(2)</sup> , DOSTARTL <sup>(2)</sup>	DO Loop Start Address Register (High and Low)
DOENDH, DOENDL	DO Loop End Address Register (High and Low)
CORCON	Contains DSP Engine, DO Loop Control and Trap Status bits

Note 1: Memory-mapped W0 through W14 represents the value of the register in the currently active CPU context.

2: The DOSTARTH and DOSTARTL registers are read-only.

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ADC1BUF0	0300								ADC1 Da	ata Buffer	0							XXXX
ADC1BUF1	0302								ADC1 Da	ata Buffer	1							xxxx
ADC1BUF2	0304								ADC1 Da	ata Buffer	2							xxxx
ADC1BUF3	0306								ADC1 Da	ata Buffer	3							xxxx
ADC1BUF4	0308								ADC1 Da	ata Buffer	4							xxxx
ADC1BUF5	030A								ADC1 Da	ata Buffer	5							xxxx
ADC1BUF6	030C								ADC1 Da	ata Buffer	6							xxxx
ADC1BUF7	030E								ADC1 Da	ata Buffer	7							xxxx
ADC1BUF8	0310								ADC1 Da	ata Buffer	8							xxxx
ADC1BUF9	0312								ADC1 Da	ata Buffer	9							xxxx
ADC1BUFA	0314								ADC1 Dat	ta Buffer 1	0							xxxx
ADC1BUFB	0316								ADC1 Dat	ta Buffer 1	1							xxxx
ADC1BUFC	0318								ADC1 Dat	ta Buffer 1	2							xxxx
ADC1BUFD	031A								ADC1 Dat	ta Buffer 1	3							xxxx
ADC1BUFE	031C								ADC1 Dat	ta Buffer 1	4							xxxx
ADC1BUFF	031E								ADC1 Dat	ta Buffer 1	5							xxxx
AD1CON1	0320	ADON	—	ADSIDL	ADDMABM	_	AD12B	FORM1	FORM0	SSRC2	SSRC1	SSRC0	SSRCG	SIMSAM	ASAM	SAMP	DONE	0000
AD1CON2	0322	VCFG2	VCFG1	VCFG0	_	_	CSCNA	CHPS1	CHPS0	BUFS	SMPI4	SMPI3	SMPI2	SMPI1	SMPI0	BUFM	ALTS	0000
AD1CON3	0324	ADRC	—	—	SAMC4	SAMC3	SAMC2	SAMC1	SAMC0	ADCS7	ADCS6	ADCS5	ADCS4	ADCS3	ADCS2	ADCS1	ADCS0	0000
AD1CHS123	0326		—	—	CH123SB2	CH123SB1	CH123NB1	CH123NB0	CH123SB0	—			CH123SA2	CH123SA1	CH123NA1	CH123NA0	CH123SA0	0000
AD1CHS0	0328	CH0NB	—	CH0SB5	CH0SB4	CH0SB3	CH0SB2	CH0SB1	CH0SB0	<b>CH0NA</b>	_	CH0SA5	CH0SA4	CH0SA3	CH0SA2	CH0SA1	CH0SA0	0000
AD1CSSH	032E					CSS<31:24>				_	_	_	_		CSS<	<19:16>		0000
AD1CSSL	0330								CSS	<15:0>								0000
AD1CON4	0332	-	_	_	—	_	_	_	ADDMAEN	_	_		_	_	DMABL2	DMABL1	DMABL0	0000

### TABLE 4-7: ADC1 REGISTER MAP

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

### TABLE 4-8: CTMU REGISTER MAP

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Reset s
CTMUCON1	033A	CTMUEN	_	CTMUSIDL	TGEN	EDGEN	EDGSEQEN	IDISSEN	CTTRIG	—	—	—	—	—	—	-	—	0000
CTMUCON2	033C	EDG1MOD	EDG1POL	EDG1SEL3	EDG1SEL2	EDG1SEL1	EDG1SEL0	EDG2STAT	EDG1STAT	EDG2MOD	EDG2POL	EDG2SEL3	EDG2SEL2	EDG2SEL1	EDG2SEL0	_	-	0000
CTMUICON	033E	ITRIM5	ITRIM4	ITRIM3	ITRIM2	ITRIM1	ITRIM0	IRNG1	IRNG0	—	—	_	—	_	—			0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

							(•••••							(		· /		
SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
C1RXF11SID	046C	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	SID2	SID1	SID0	—	EXIDE	—	EID17	EID16	xxxx
C1RXF11EID	046E								E	EID<15:0>								xxxx
C1RXF12SID	0470	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	SID2	SID1	SID0		EXIDE	_	EID17	EID16	xxxx
C1RXF12EID	0472					-			E	EID<15:0>								xxxx
C1RXF13SID	0474	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	SID2	SID1	SID0	_	EXIDE	_	EID17	EID16	xxxx
C1RXF13EID	0476					-			E	EID<15:0>								xxxx
C1RXF14SID	0478	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	SID2	SID1	SID0	_	EXIDE	_	EID17	EID16	xxxx
C1RXF14EID	047A					-			E	EID<15:0>								xxxx
C1RXF15SID	047C	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	SID2	SID1	SID0	_	EXIDE	_	EID17	EID16	xxxx
C1RXF15EID	047E		•						E	EID<15:0>								xxxx

#### TABLE 4-11: CAN1 REGISTER MAP WHEN WIN (C1CTRL<0>) = 1 FOR dsPIC33EVXXXGM10X DEVICES (CONTINUED)

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

### TABLE 4-12: SENT1 RECEIVER REGISTER MAP

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
SENT1CON1	0500	SNTEN	—	SNTSIDL	_	RCVEN	TXM	TXPOL	CRCEN	PPP	SPCEN	_	PS	_	NIBCNT2	NIBCNT1	NIBCNT0	0000
SENT1CON2	0504					TICK	TIME<15:0	> (Transm	it modes)	or SYNCN	IAX<15:0>	(Receive I	mode)					FFFF
SENT1CON3	0508					FRAM	1ETIME<15	:0> (Trans	mit modes	) or SYNC	MIN<15:0>	· (Receive	mode)					FFFF
SENT1STAT	050C		_	—		_		—	_	PAUSE	NIB2	NIB1	NIB0	CRCERR	FRMERR	RXIDLE	SYNCTXEN	0000
SENT1SYNC	0510						Synchi	ronization	Time Perio	d Registe	r (Transmit	mode)						0000
SENT1DATL	0514		DATA	4<3:0>			DATA5	<3:0>			DATA	6<3:0>			CRO	C<3:0>		0000
SENT1DATH	0516		STAT	<3:0>			DATA1	<3:0>			DATA2	2<3:0>			DATA	43<3:0>		0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

### TABLE 4-13: SENT2 RECEIVER REGISTER MAP

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
SENT2CON1	0520	SNTEN	—	SNTSIDL	—	RCVEN	TXM	TXPOL	CRCEN	PPP	SPCEN	—	PS	-	NIBCNT2	NIBCNT1	NIBCNT0	0000
SENT2CON2	0524					TICK	TIME<15:0	> (Transm	it modes)	or SYNCM	1AX<15:0>	(Receive I	node)					FFFF
SENT2CON3	0528					FRAM	/IETIME<15	:0> (Trans	mit modes	) or SYNC	CMIN<15:0	> (Receive	mode)					FFFF
SENT2STAT	052C	_	_	—	_	_	_	-	_	PAUSE	NIB2	NIB1	NIB0	CRCERR	FRMERR	RXIDLE	SYNCTXEN	0000
SENT2SYNC	0530						Synchi	ronization	Time Perio	d Registe	r (Transmit	mode)		_				0000
SENT2DATL	0534		DATA	4<3:0>			DATA5	<3:0>			DATA	6<3:0>			CR	C<3:0>		0000
SENT2DATH	0536		STAT	<3:0>			DATA1	<3:0>			DATA	2<3:0>			DAT	43<3:0>		0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

DS70005144E-page 49



### FIGURE 4-17: DATA ACCESS FROM PROGRAM SPACE ADDRESS GENERATION

### REGISTER 5-1: NVMCON: NONVOLATILE MEMORY (NVM) CONTROL REGISTER

R/SO-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0
WR <sup>(1)</sup>	WREN <sup>(1)</sup>	WRERR <sup>(1)</sup>	NVMSIDL <sup>(2)</sup>	_	_	RPDF	URERR
bit 15			I		•		bit 8
U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
		—	—	NVMOP3 <sup>(1,3,4)</sup>	NVMOP2 <sup>(1,3,4)</sup>	NVMOP1 <sup>(1,3,4)</sup>	NVMOP0 <sup>(1,3,4)</sup>
bit 7							bit 0
-							
Legend:		SO = Settabl	e Only bit				
R = Reada	able bit	W = Writable	bit	U = Unimplem	ented bit, read a	<b>is</b> '0'	
-n = Value	at POR	'1' = Bit is se	t	'0' = Bit is clea	red	x = Bit is unkno	own
bit 15	WR: Write C	ontrol bit <sup>(1)</sup> a Flash mem	ory program o	or erase operation	tion; the operati	on is self-timed	d and the bit is
	0 = Program	or erase oper	ration is compl	lete and inactive	; e		
bit 14	WREN: Write	e Enable bit <sup>(1)</sup>	attern to comp		-		
	1 = Flash pro	ogram or erase	e operations a	re enabled			
	0 = Flash pro	ogram or erase	e operations a	re inhibited			
bit 13	WRERR: Wr	ite Sequence	Error Flag bit <sup>(1</sup>	1)			
	1 = An impro on any s	oper program c et attempt of th	r erase sequei ne WR bit)	nce attempt, or	termination has o	occurred (bit is s	et automatically
1:1.40	0 = The prog	gram or erase	operation com	npleted normally	/		
DIT 12		IVINI Stop in id Elach anaratia	e Control blt-	y when the devi	na antara Idla m	odo	
	1 = Primary I 0 = Primary I	Flash operatio	n continues wl	hen the device	enters Idle mode	e.	
bit 11-10	Unimplemer	nted: Read as	'0'				
bit 9	RPDF: Row	Programming	Data Format C	Control bit			
	1 = Row data 0 = Row data	a to be stored a to be stored	in RAM is in a in RAM is in a	compressed fo n uncompresse	rmat d format		
bit 8	URERR: Rov	w Programmin	g Data Underr	un Error Flag b	it		
	1 = Row prog 0 = No data (	gramming ope underrun has o	ration has bee occurred	en terminated du	ue to a data und	errun error	
bit 7-4	Unimplemer	nted: Read as	'0'				
Note 1	These bits can o	nlv be reset o	n a POR				
2:	If this bit is set, th (TVREG) before F	here will be mi lash memory	nimal power s becomes oper	avings (lıDLE), a rational.	and upon exiting	Idle mode, the	re is a delay

- 3: All other combinations of NVMOP<3:0> are unimplemented.
- 4: Execution of the PWRSAV instruction is ignored while any of the NVM operations are in progress.
- **5:** Two adjacent words on a 4-word boundary are programmed during execution of this operation.

R/W-0	) R/W-0	U-0	U-0	R/W-0	U-0	R/W-0	R/W-0
TRAPF	R IOPUWR	—	_	VREGSF		СМ	VREGS
bit 15	·			·		•	bit 8
R/W-0	) R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-1
EXTR	SWR	SWDTEN <sup>(2)</sup>	WDTO	SLEEP	IDLE	BOR	POR
bit 7							bit 0
Legend:							
R = Reada	able bit	W = Writable I	oit	U = Unimpler	mented bit, read	as '0'	
-n = Value	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15 bit 14	<b>TRAPR:</b> Trap 1 = A Trap Co 0 = A Trap Co <b>IOPUWR:</b> Ille 1 = An Illega Address 0 = An Illega	<ul> <li>Reset Flag bit</li> <li>onflict Reset ha</li> <li>onflict Reset ha</li> <li>gal Opcode or</li> <li>I Opcode detect</li> <li>Pointer caused</li> <li>I Opcode Reset</li> </ul>	s occurred s not occurre Uninitialized \ tion or an Ille a Reset t or Uninitializ	d W Register Acc egal Address n red W Register	cess Reset Flag node, or Uninitia	bit alized W regist	er used as an
bit 13-12	Unimplemen	ted: Read as '	)'				
bit 11	VREGSF: Fla	ash Voltage Reg	ulator Standl	by During Slee	p bit		
	1 = Flash vol 0 = Flash vol	Itage regulator i	s active durir goes into Star	ng Sleep mode ndby mode dur	ing Sleep mode		
bit 10	Unimplemen	ted: Read as 'd	)'				
bit 9	CM: Configur	ation Mismatch	Flag bit				
	1 = A Configu 0 = A Configu	uration Mismatc uration Mismatc	h Reset has o h Reset has i	occurred. not occurred			
bit 8	VREGS: Volta	age Regulator S	Standby Durin	ng Sleep bit			
	1 = Voltage r 0 = Voltage r	egulator is active goes in	ve during Slee nto Standby r	ep node during SI	еер		
bit 7	EXTR: Extern	nal Reset (MCL	R) Pin bit	Ū			
	1 = A Master 0 = A Master	Clear (pin) Res Clear (pin) Res	et has occurr et has not oc	red curred			
bit 6	SWR: Softwa	re RESET (Instr	uction) Flag I	bit			
	1 <b>= A</b> RESET 0 <b>= A</b> RESET	instruction has instruction has	been execute not been exe	ed cuted			
bit 5	<b>SWDTEN:</b> So 1 = WDT is en 0 = WDT is di	oftware Enable/ nabled isabled	Disable of WI	DT bit <sup>(2)</sup>			
bit 4	WDTO: Watc	hdog Timer Tim	ne-out Flag bi	t			
	1 = WDT time 0 = WDT time	e-out has occur e-out has not oc	red curred				
Note 1:	All of the Reset sta	atus bits can be	set or cleared	d in software. S	Setting one of the	ese bits in softv	vare does not
2.	If the FWDTEN<1	0> Configuratio	n hits are '11	' (unprogramm	ed) the WDT is	always enable	d regardless

# REGISTER 6-1: RCON: RESET CONTROL REGISTER<sup>(1)</sup>

If the FWDTEN<1:0> Configuration bits are '11' (unprogrammed), the WDT is always enabled, regardless of the SWDTEN bit setting.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
FLT2R7	FLT2R6	FLT2R5	FLT2R4	FLT2R3	FLT2R2	FLT2R1	FLT2R0
bit 15	-	·		·			bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
FLT1R7	FLT1R6	FLT1R5	FLT1R4	FLT1R3	FLT1R2	FLT1R1	FLT1R0
bit 7	-	·		·			bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	<b>as</b> '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unk	nown
bit 15-8	FLT2R<7:0>: (see Table 11	: Assign PWM -2 for input pin	Fault 2 (FLT2) selection nun	to the Corresp nbers)	oonding RPn Pir	n bits	
	10110101 =	Input tied to RI	PI181				
	•						
	•						
	00000001 = 00000000 =	Input tied to CI Input tied to Vs	MP1 SS				
bit 7-0	FLT1R<7:0>: (see Table 11	: Assign PWM -2 for input pin	Fault 1 (FLT1) selection nun	to the Corresp nbers)	onding RPn Pir	n bits	
	10110101 =	Input tied to RI	PI181				
	•						
	•						
	•	Input tied to CI	MP1				
	- 1000001 <b>-</b>		VII 1				

### REGISTER 11-7: RPINR12: PERIPHERAL PIN SELECT INPUT REGISTER 12

00000000 = Input tied to Vss

## REGISTER 17-3: PTPER: PWMx PRIMARY MASTER TIME BASE PERIOD REGISTER

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
			PTPE	R<15:8>			
bit 15							bit 8
R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0
			PTPE	R<7:0>			
bit 7							bit 0
Legend:							
R = Readable I	bit	W = Writable b	bit	U = Unimpler	nented bit, read	<b>d as</b> '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown

bit 15-0 **PTPER<15:0>:** Primary Master Time Base (PMTMR) Period Value bits

### REGISTER 17-4: SEVTCMP: PWMx PRIMARY SPECIAL EVENT COMPARE REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			SEVTC	MP<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			SEVTO	CMP<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'							
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknow					nown		

bit 15-0 SEVTCMP<15:0>: Special Event Compare Count Value bits

### REGISTER 17-5: CHOP: PWMx CHOP CLOCK GENERATOR REGISTER

R/W-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
CHPCLKEN	—	—	—	—	—	CHOPCLK9	CHOPCLK8
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CHOPCLK7	CHOPCLK6	CHOPCLK5	CHOPCLK4	K4 CHOPCLK3 CHOF		CHOPCLK1	CHOPCLK0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	<b>as</b> '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15	CHPCLKEN: Enable Chop Clock Generator bit
	1 = Chop clock generator is enabled
	0 = Chop clock generator is disabled
bit 14-10	Unimplemented: Read as '0'
bit 9-0	CHOPCLK<9:0>: Chop Clock Divider bits
	The frequency of the chop clock signal is given by the following expression: Chop Frequency = (FP/PCLKDIV<2:0>)/(CHOPCLK<9:0> + 1)

### REGISTER 17-6: MDC: PWMx MASTER DUTY CYCLE REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			MDC	C<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			MD	C<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'							
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unkr				nown			

bit 15-0 MDC<15:0>: PWMx Master Duty Cycle Value bits

# 19.0 INTER-INTEGRATED CIRCUIT (I<sup>2</sup>C)

- Note 1: This data sheet summarizes the features of the dsPIC33EVXXXGM00X/10X family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Inter-Integrated Circuit™ (I<sup>2</sup>C<sup>TM</sup>)" (DS70000195) in the "dsPIC33/ PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33EVXXXGM00X/10X family of devices contains one Inter-Integrated Circuit (I<sup>2</sup>C) module, I2C1.

The  $l^2C$  module provides complete hardware support for both Slave and Multi-Master modes of the  $l^2C$  serial communication standard, with a 16-bit interface.

The I<sup>2</sup>C module has the following 2-pin interface:

- The SCLx pin is clock.
- The SDAx pin is data.

The I<sup>2</sup>C module offers the following key features:

- I<sup>2</sup>C Interface Supporting Both Master and Slave modes of Operation
- I<sup>2</sup>C Slave mode Supports 7 and 10-Bit Addressing
- I<sup>2</sup>C Master mode Supports 7 and 10-Bit Addressing
- I<sup>2</sup>C Port allows Bidirectional Transfers between Master and Slaves
- Serial Clock Synchronization for I<sup>2</sup>C Port can be used as a Handshake Mechanism to Suspend and Resume Serial Transfer (SCLREL control)
- I<sup>2</sup>C Supports Multi-Master Operation, Detects Bus Collision and Arbitrates Accordingly
- · Support for Address Bit Masking up to Lower 7 Bits
- I<sup>2</sup>C Slave Enhancements:
  - SDAx hold time selection of SMBus (300 ns or 150 ns)
  - Start/Stop bit interrupt enables

Figure 19-1 shows a block diagram of the I<sup>2</sup>C module.

# 19.1 I<sup>2</sup>C Baud Rate Generator

The Baud Rate Generator (BRG) used for I<sup>2</sup>C mode operation is used to set the SCL clock frequency for 100 kHz, 400 kHz and 1 MHz. The BRG reload value is contained in the I2CxBRG register. The BRG will automatically begin counting on a write to the I2CxTRN register.

Equation 19-1 and Equation 19-2 provide the BRG reload formula and FSCL frequency, respectively.

### EQUATION 19-1: BRG FORMULA

$$I2CxBRG = \left( \left( \frac{1}{FSCL} - Delay \right) \times \frac{FCY}{2} \right) - 2$$

Where:

Delay varies from 110 ns to 130 ns.

### EQUATION 19-2: FSCL FREQUENCY

FSCL = FCY/((I2CxBRG + 2) \* 2)

# 21.2 UART Control Registers

# REGISTER 21-1: UxMODE: UARTx MODE REGISTER

R/W-0	U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0		
UARTEN	(1)	USIDL	IREN <sup>(2)</sup>	RTSMD	_	UEN1	UEN0		
bit 15							bit 8		
R/W-0, H	IC R/W-0	R/W-0, HC	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
WAKE	LPBACK	ABAUD	URXINV	BRGH	PDSEL1	PDSEL0	STSEL		
bit 7							bit 0		
Legend:		HC = Hardwa	re Clearable bit						
R = Reada	able bit	W = Writable	bit	U = Unimpler	mented bit, rea	ad as '0'			
-n = Value	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unk	nown		
bit 15	UARTEN: U 1 = UARTx 0 = UARTx is minir	JARTx Enable bit is enabled; all U is disabled; all U nal	(1) ARTx pins are o JARTx pins are	controlled by U controlled by I	ARTx as defin PORT latches;	ed by UEN<1: UARTx powe	0> r consumption		
bit 14	Unimpleme	ented: Read as '	)'						
bit 13	USIDL: UA	RTx Stop in Idle I	Mode bit						
	1 = Discon 0 = Continu	tinues module op ues module opera	eration when th ation in Idle mod	le device enter de	s Idle mode				
bit 12	<b>IREN:</b> IrDA <sup>(</sup> 1 = IrDA er 0 = IrDA er	<sup>®</sup> Encoder and D ncoder and decoo ncoder and decoo	ecoder Enable I ler are enabled ler are disabled	bit <sup>(2)</sup>					
bit 11	RTSMD: M	ode Selection for	UxRTS Pin bit						
	$1 = \frac{UxRTS}{0 = UxRTS}$	pin is in Simplex pin is in Flow Co	mode mtrol mode						
bit 10	Unimpleme	ented: Read as '	)'						
bit 9-8	UEN<1:0>:	UARTx Pin Enat	ole bits						
	<ul> <li>DERVELOS: OARTX FILL Ellable bits</li> <li>11 = UxTX, UxRX and BCLKx pins are enabled and used; UxCTS pin is controlled by PORT latches<sup>(3)</sup></li> <li>10 = UxTX, UxRX, UxCTS and UxRTS pins are enabled and used<sup>(4)</sup></li> <li>01 = UxTX, UxRX and UxRTS pins are enabled and used; UxCTS pin is controlled by PORT latches<sup>(4)</sup></li> <li>00 = UxTX and UxRX pins are enabled and used; UxCTS and UxRTS/BCLKx pins are controlled by PORT latches</li> </ul>						ORT latches <sup>(3)</sup> ORT latches <sup>(4)</sup> e controlled by		
bit 7	WAKE: UA	RTx Wake-up on	Start bit Detect	During Sleep I	Mode Enable b	bit			
	<ul> <li>1 = UARTx continues to sample the UxRX pin; interrupt is generated on the falling edge, bit is cleared in hardware on the following rising edge</li> <li>0 = Wake-up is not enabled</li> </ul>								
bit 6	LPBACK: ૫	JARTx Loopback	Mode Select bi	t					
	1 = Loopba 0 = Loopba	ack mode is enab ack mode is disab	led bled						
Note 1:	Refer to " <b>Unive</b> <i>"dsPIC33/PIC24</i> transmit operation	rsal Asynchron Family Referenc	ous Receiver e <i>Manual"</i> for ir	Transmitter ( nformation on e	UART)" (DS7 enabling the U	0000582) in th ART module fo	e or receive or		
2:	This feature is o	nly available for t	he 16x BRG mo	ode (BRGH = 0	)).				
3:	This feature is o	s feature is only available on 44-pin and 64-pin devices							

4: This feature is only available on 64-pin devices.

### REGISTER 21-2: UxSTA: UARTx STATUS AND CONTROL REGISTER (CONTINUED)

bit 5	<b>ADDEN:</b> Address Character Detect bit (bit 8 of received data = 1)
	<ul> <li>1 = Address Detect mode is enabled; if 9-bit mode is not selected, this does not take effect</li> <li>0 = Address Detect mode is disabled</li> </ul>
bit 4	RIDLE: Receiver Idle bit (read-only)
	<ul><li>1 = Receiver is Idle</li><li>0 = Receiver is active</li></ul>
bit 3	PERR: Parity Error Status bit (read-only)
	<ul> <li>1 = Parity error has been detected for the current character (character at the top of the receive FIFO)</li> <li>0 = Parity error has not been detected</li> </ul>
bit 2	FERR: Framing Error Status bit (read-only)
	<ul> <li>1 = Framing error has been detected for the current character (character at the top of the receive FIFO)</li> </ul>
	0 = Framing error has not been detected
bit 1	OERR: Receive Buffer Overrun Error Status bit (clear/read-only)
	1 = Receive buffer has overflowed
	0 = Receive buffer has not overflowed; clearing a previously set OERR bit (1 $\rightarrow$ 0 transition) resets the receive buffer and the UxRSR to the empty state
bit 0	URXDA: UARTx Receive Buffer Data Available bit (read-only)
	<ul> <li>1 = Receive buffer has data, at least one more character can be read</li> <li>0 = Receive buffer is empty</li> </ul>
Note 1:	Refer to "Universal Asynchronous Receiver Transmitter (UART)" (DS70000582) in the "dsPIC33/

PIC24 Family Reference Manual" for information on enabling the UART module for transmit operation.

## 22.4 CAN Message Buffers

CAN Message Buffers are part of RAM memory. They are not CAN Special Function Registers. The user application must directly write into the RAM area that is configured for CAN Message Buffers. The location and size of the buffer area is defined by the user application.

### BUFFER 22-1: CANx MESSAGE BUFFER WORD 0

U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
—	—	—	SID10	SID9	SID8	SID7	SID6	
bit 15							bit 8	
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
SID5	SID4	SID3	SID2	SID1	SID0	SRR	IDE	
bit 7							bit 0	
Legend:								
R = Readable bit		W = Writable bit		U = Unimplemented bit, read as '0'				
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown		
bit 15-13	Unimplement	ted: Read as '	כ'					
bit 12-2	<b>SID&lt;10:0&gt;:</b> S	tandard Identif	ier bits					
bit 1	SRR: Substitu	ite Remote Re	quest bit					
	When IDE = 0	) <u>:</u>						
	1 = Message will request remote transmission							
	0 = Normal message							
	$\frac{\text{When IDE} = 1:}{\text{The SRR bit must be set to '1'}}$							
bit 0	IDE: Extended Identifier bit							
	<ul> <li>1 = Message will transmit an Extended Identifier</li> <li>0 = Message will transmit a Standard Identifier</li> </ul>							

### BUFFER 22-2: CANx MESSAGE BUFFER WORD 1

R/W-x R/W-x	R/W-x	R/W-x	U-0	U-0	U-0	U-0
<17:14>	EID<				_	_
bit 8						bit 15
R/W-x R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
		13:6>	EID<			
bit 0						bit 7
						Legend:
ad as '0'	nented bit, rea	U = Unimplem	oit	W = Writable I	oit	R = Readable b
x = Bit is unknown	ared	'0' = Bit is clea		'1' = Bit is set	OR	-n = Value at P
ad as '0' x = Bit is unknown	nented bit, rea ared	U = Unimplem '0' = Bit is clea	pit	W = Writable I '1' = Bit is set	oit OR	Legend: R = Readable t -n = Value at P

bit 11-0 **EID<17:6>:** Extended Identifier bits

© 2013-2016 Microchip Technology Inc.

DC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 4.5V to 5.5V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$					
Parameter No.	Тур. <sup>(2)</sup>	Max.	Doze Ratio	Units		Conc	litions	
Doze Current (IDC	)ZE) <sup>(1)</sup>							
DC73a	16.0	18.25	1:2	mA	40°C	5.0V	70 MIPS	
DC73g	7.1	8.0	1:128	mA	-40 C			
DC70a	16.25	18.5	1:2	mA	±25°C	5 0\/		
DC70g	7.3	8.2	1:128	mA	+25 C	5.00	70 MIF 3	
DC71a	17.0	19.0	1:2	mA	+95°C	5 0)/		
DC71g	7.5	8.9	1:128	mA	+00 C	5.00	70 MIPS	
DC72a	17.75	19.95	1:2	mA	±125°C	5.01/	60 MIPS	
DC72g	8.25	9.32	1:128	mA	125 0	5.00		

### TABLE 30-9: DC CHARACTERISTICS: DOZE CURRENT (IDOZE)

**Note 1:** IDOZE is primarily a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption. The test conditions for all IDOZE measurements are as follows:

• Oscillator is configured in EC mode and external clock is active, OSC1 is driven with external square wave from rail-to-rail (EC clock overshoot/undershoot < 250 mV required)

• CLKO is configured as an I/O input pin in the Configuration Word

• All I/O pins are configured as outputs and driving low

• MCLR = VDD, WDT and FSCM are disabled

• CPU, SRAM, program memory and data memory are operational

• No peripheral modules are operating or being clocked (defined PMDx bits are all ones)

CPU executing

```
while(1)
{
NOP();
}
```

2: Data in "Typ." column is at 5.0V, +25°C unless otherwise stated.

DC CHARACTERISTICS			Standard Operating Co (unless otherwise state Operating temperature			$\begin{array}{l} \mbox{nditions: 4.5V to 5.5V} \\ \mbox{sd} \\ \mbox{-40}^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ \mbox{-40}^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$		
Param No.	Symbol	Characteristic	Min.	Тур. <sup>(1)</sup>	Max.	Units	Conditions	
		Program Flash Memory						
D130	Eр	Cell Endurance	10,000	—	_	E/W	-40°C to +125°C	
D131	Vpr	VDD for Read	4.5	—	5.5	V		
D132b	VPEW	VDD for Self-Timed Write	4.5	—	5.5	V		
D134	TRETD	Characteristic Retention	20	—	—	Year	Provided no other specifications are violated, -40°C to +125°C	
D135	IDDP	Supply Current During Programming	-	10	—	mA		
D136a	Trw	Row Write Cycle Time	0.657	_	0.691	ms	Trw = 4965 FRC cycles, Ta = +85°C (see <b>Note 2)</b>	
D136b	Trw	Row Write Cycle Time	0.651	—	0.698	ms	Trw = 4965 FRC cycles, Ta = +125°C (see <b>Note 2)</b>	
D137a	TPE	Page Erase Time	19.44	—	20.44	ms	TPE = 146893 FRC cycles, TA = +85°C (see <b>Note 2)</b>	
D137b	TPE	Page Erase Time	19.24	-	20.65	ms	TPE = 146893 FRC cycles, TA = +125°C (see <b>Note 2)</b>	
D138a	Tww	Word Write Cycle Time	45.78	-	48.15	μs	Tww = 346 FRC cycles, TA = +85°C (see <b>Note 2)</b>	
D138b	Tww	Word Write Cycle Time	45.33	_	48.64	μs	Tww = 346 FRC cycles, TA = +125°C (see <b>Note 2)</b>	

### TABLE 30-13: DC CHARACTERISTICS: PROGRAM MEMORY

**Note 1:** Data in "Typ." column is at 5.0V, +25°C unless otherwise stated.

2: Other conditions: FRC = 7.3728 MHz, TUN<5:0> = b'011111 (for Min), TUN<5:0> = b'100000 (for Max). This parameter depends on the FRC accuracy (see Table 30-20) and the value of the FRC Oscillator Tuning register.

### TABLE 30-14: ELECTRICAL CHARACTERISTICS: INTERNAL BAND GAP REFERENCE VOLTAGE

DC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 4.5V to 5.5V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic	Min.	Тур.	Max.	Units	Conditions	
DVR10	Vbg	Internal Band Gap Reference Voltage	1.14	1.2	1.26	V		

### TABLE 30-30: SPI2 MAXIMUM DATA/CLOCK RATE SUMMARY

AC CHARA	CTERISTICS		$\begin{array}{l} \mbox{Standard Operating Conditions: 4.5V to 5.5V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Maximum Data Rate	Master Transmit Only (Half-Duplex)	Master Transmit/Receive (Full-Duplex)	Slave Transmit/Receive (Full-Duplex)	CKE	СКР	SMP		
15 MHz	Table 30-31		_	0,1	0,1	0,1		
9 MHz	_	Table 30-32	—	1	0,1	1		
9 MHz		Table 30-33	_	0	0,1	1		
15 MHz	_	—	Table 30-34	1	0	0		
11 MHz	_	_	Table 30-35	1	1	0		
15 MHz			Table 30-36	0	1	0		
11 MHz	—	_	Table 30-37	0	0	0		

### FIGURE 30-12: SPI2 MASTER MODE (HALF-DUPLEX, TRANSMIT ONLY, CKE = 0) TIMING CHARACTERISTICS



### TABLE 30-46: I2Cx BUS DATA TIMING REQUIREMENTS (MASTER MODE)

AC CHARACTERISTICS				$\begin{array}{l} \mbox{Standard Operating Conditions: 4.5V to 5.5V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$				
Param No.	Symbol	Characteristic <sup>(4)</sup>		Min. <sup>(1)</sup>	Max.	Units	Conditions	
IM10	TLO:SCL	Clock Low Time	100 kHz mode	Tcy/2 (BRG + 2)	—	μS		
			400 kHz mode	Tcy/2 (BRG + 2)		μs		
			1 MHz mode <sup>(2)</sup>	Tcy/2 (BRG + 2)		μS		
IM11	THI:SCL	Clock High Time	100 kHz mode	Tcy/2 (BRG + 2)		μs		
			400 kHz mode	TCY/2 (BRG + 2)	—	μS		
			1 MHz mode <sup>(2)</sup>	TCY/2 (BRG + 2)	—	μS		
IM20	TF:SCL	SDAx and SCLx Fall Time	100 kHz mode	—	300	ns	CB is specified to be	
			400 kHz mode	20 + 0.1 Св	300	ns	from 10 to 400 pF	
			1 MHz mode <sup>(2)</sup>	—	100	ns		
IM21	TR:SCL	SDAx and SCLx	100 kHz mode	—	1000	ns	CB is specified to be	
		Rise Time	400 kHz mode	20 + 0.1 Св	300	ns	from 10 to 400 pF	
			1 MHz mode <sup>(2)</sup>	—	300	ns		
IM25	TSU:DAT	Data Input Setup Time	100 kHz mode	250	_	ns		
			400 kHz mode	100	_	ns		
			1 MHz mode <sup>(2)</sup>	40	—	ns		
IM26	THD:DAT	Data Input Hold Time	100 kHz mode	0	—	μS		
			400 kHz mode	0	0.9	μS		
			1 MHz mode <sup>(2)</sup>	0.2	_	μS		
IM30	TSU:STA	Start Condition Setup Time	100 kHz mode	TCY/2 (BRG + 2)		μS	Only relevant for Repeated Start condition	
			400 kHz mode	TCY/2 (BRG + 2)	_	μS		
			1 MHz mode <sup>(2)</sup>	TCY/2 (BRG + 2)		μS		
IM31	THD:STA	Start Condition Hold Time	100 kHz mode	TCY/2 (BRG + 2)		μS	After this period, the	
			400 kHz mode	TCY/2 (BRG +2)	_	μS	first clock pulse is	
			1 MHz mode <sup>(2)</sup>	TCY/2 (BRG + 2)		μS	generated	
IM33	Tsu:sto	Stop Condition Setup Time	100 kHz mode	TCY/2 (BRG + 2)		μS		
			400 kHz mode	TCY/2 (BRG + 2)	_	μS		
			1 MHz mode <sup>(2)</sup>	TCY/2 (BRG + 2)		μS		
IM34	THD:STO	Stop Condition Hold Time	100 kHz mode	TCY/2 (BRG + 2)		μS		
			400 kHz mode	TCY/2 (BRG + 2)		μS		
			1 MHz mode <sup>(2)</sup>	TCY/2 (BRG + 2)		μS		
IM40	TAA:SCL	Output Valid From Clock	100 kHz mode	—	3500	ns		
			400 kHz mode	—	1000	ns		
			1 MHz mode <sup>(2)</sup>	—	400	ns		
IM45	TBF:SDA	Bus Free Time	100 kHz mode	4.7		μS	Time the bus must be	
			400 kHz mode	1.3		μs	free before a new	
			1 MHz mode <sup>(2)</sup>	0.5		μs	transmission can start	
IM50	Св	Bus Capacitive L	oading	—	400	pF		
IM51	TPGD	Pulse Gobbler De	elay	65	390	ns	See Note 3	

Note 1: BRG is the value of the I<sup>2</sup>C Baud Rate Generator. Refer to "Inter-Integrated Circuit™ (I<sup>2</sup>C<sup>™</sup>)" (DS70000195) in the "dsPIC33/PIC24 Family Reference Manual". Please see the Microchip web site for the latest "dsPIC33/PIC24 Family Reference Manual" sections.

2: Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).

**3:** Typical value for this parameter is 130 ns.

4: These parameters are characterized but not tested in manufacturing.

AC CHARACTERISTICS				$\begin{array}{l} \mbox{Standard Operating Conditions: 4.5V to 5.5V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$			
Param. No.	Symbol	Characte	eristic <sup>(3)</sup>	Min.	Max.	Units	Conditions
IS10	TLO:SCL	Clock Low Time	100 kHz mode	4.7	_	μS	
			400 kHz mode	1.3	_	μS	
			1 MHz mode <sup>(1)</sup>	0.5	_	μS	
IS11	THI:SCL	Clock High Time	100 kHz mode	4.0	—	μS	Device must operate at a minimum of 1.5 MHz
			400 kHz mode	0.6	_	μS	Device must operate at a minimum of 10 MHz
			1 MHz mode <sup>(1)</sup>	0.5	—	μS	
IS20	TF:SCL	SDAx and SCLx	100 kHz mode	—	300	ns	CB is specified to be from
		Fall Time	400 kHz mode	20 + 0.1 Св	300	ns	10 to 400 pF
			1 MHz mode <sup>(1)</sup>	—	100	ns	
IS21	TR:SCL	SDAx and SCLx Rise Time	100 kHz mode	—	1000	ns	CB is specified to be from
			400 kHz mode	20 + 0.1 Св	300	ns	10 to 400 pF
			1 MHz mode <sup>(1)</sup>		300	ns	
IS25	TSU:DAT	Data Input Setup Time	100 kHz mode	250	—	ns	
			400 kHz mode	100	—	ns	
			1 MHz mode <sup>(1)</sup>	100	—	ns	
IS26	THD:DAT	Data Input Hold Time	100 kHz mode	0	—	μS	
			400 kHz mode	0	0.9	μS	
			1 MHz mode <sup>(1)</sup>	0	0.3	μS	
IS30	TSU:STA	Start Condition Setup Time	100 kHz mode	4.7	—	μS	Only relevant for Repeated
			400 kHz mode	0.6	—	μS	Start condition
			1 MHz mode <sup>(1)</sup>	0.25	—	μS	
IS31	THD:STA	Start Condition Hold Time	100 kHz mode	4.0	—	μS	After this period, the first
			400 kHz mode	0.6	—	μS	clock pulse is generated
			1 MHz mode <sup>(1)</sup>	0.25	—	μS	
IS33	Tsu:sto	Stop Condition Setup Time	100 kHz mode	4.7	—	μS	
			400 kHz mode	0.6	—	μS	
			1 MHz mode <sup>(1)</sup>	0.6	—	μS	
IS34	THD:STO	Stop Condition Hold Time	100 kHz mode	4	—	μS	
			400 kHz mode	0.6	—	μS	
			1 MHz mode <sup>(1)</sup>	0.25		μS	
IS40	TAA:SCL	Output Valid From Clock	100 kHz mode	0	3500	ns	
			400 kHz mode	0	1000	ns	
ļ			1 MHz mode <sup>(1)</sup>	0	350	ns	
IS45	TBF:SDA	Bus Free Time	100 kHz mode	4.7		μS	Time the bus must be free
			400 kHz mode	1.3		μS	perore a new (ransmission
			1 MHz mode <sup>(1)</sup>	0.5	—	μS	
IS50	Св	Bus Capacitive Lo	bading		400	pF	
IS51	TPGD	Pulse Gobbler De	65	390	ns	See Note 2	

Note 1: Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).

2: The typical value for this parameter is 130 ns.

**3:** These parameters are characterized but not tested in manufacturing.



FIGURE 33-27: TYPICAL VOH 4x DRIVER PINS vs. IOH (GENERAL PURPOSE I/Os, TEMPERATURES AS NOTED)

FIGURE 33-28: TYPICAL Vol 8x DRIVER PINS vs. Iol (GENERAL PURPOSE I/Os, TEMPERATURES AS NOTED)

