



Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	70 MIPs
Connectivity	I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, WDT
Number of I/O	25
Program Memory Size	128KB (43K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	A/D 13x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	36-UFQFN Exposed Pad
Supplier Device Package	36-UQFN (5x5)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33ev128gm003t-i-m5

### **Table of Contents**

1.0	Device Overview	13
2.0	Guidelines for Getting Started with 16-Bit Digital Signal Controllers	17
3.0	CPU	21
4.0	Memory Organization	31
5.0	Flash Program Memory	
6.0	Resets	
7.0	Interrupt Controller	95
8.0	Direct Memory Access (DMA)	
9.0	Oscillator Configuration	
10.0	Power-Saving Features	133
11.0	I/O Ports	143
12.0	Timer1	173
13.0	Timer2/3 and Timer4/5	175
14.0	Deadman Timer (DMT)	181
15.0	Input Capture	189
16.0	Output Compare	193
17.0	High-Speed PWM Module	199
	Serial Peripheral Interface (SPI)	
19.0	Inter-Integrated Circuit (I <sup>2</sup> C)	229
	Single-Edge Nibble Transmission (SENT)	
21.0	Universal Asynchronous Receiver Transmitter (UART)	247
	Controller Area Network (CAN) Module (dsPIC33EVXXXGM10X Devices Only)	
23.0	Charge Time Measurement Unit (CTMU)	279
24.0	10-Bit/12-Bit Analog-to-Digital Converter (ADC)	285
25.0	Op Amp/Comparator Module	301
26.0	Comparator Voltage Reference	313
27.0	Special Features	317
28.0	Instruction Set Summary	327
29.0	Development Support	337
	Electrical Characteristics	
	High-Temperature Electrical Characteristics	
	Characteristics for Industrial/Extended Temperature Devices (-40°C to +125°C)	
33.0	Characteristics for High-Temperature Devices (+150°C)	439
	Packaging Information	
	endix A: Revision History	
	X	
	Microchip Web Site	
	omer Change Notification Service	
	omer Support	
Produ	luct Identification System	497

Allocating different Page registers for read and write access allows the architecture to support data movement between different pages in the data memory. This is accomplished by setting the DSRPAG register value to the page from which you want to read, and configure the DSWPAG register to the page to which it needs to be written. Data can also be moved from different PSV to EDS pages by configuring the DSRPAG and DSWPAG registers to address PSV and EDS space, respectively. The data can be moved between pages by a single instruction.

When an EDS or PSV page overflow or underflow occurs, EA<15> is cleared as a result of the register indirect EA calculation. An overflow or underflow of the EA in the EDS or PSV pages can occur at the page boundaries when:

- The initial address, prior to modification, addresses an EDS or a PSV page.
- The EA calculation uses Pre- or Post-Modified Register Indirect Addressing. However, this does not include Register Offset Addressing.

In general, when an overflow is detected, the DSxPAG register is incremented and the EA<15> bit is set to keep the base address within the EDS or PSV window. When an underflow is detected, the DSxPAG register is decremented and the EA<15> bit is set to keep the base address within the EDS or PSV window. This creates a linear EDS and PSV address space, but only when using the Register Indirect Addressing modes.

Exceptions to the operation described above arise when entering and exiting the boundaries of Page 0, EDS and PSV spaces. Table 4-43 lists the effects of overflow and underflow scenarios at different boundaries.

In the following cases, when an overflow or underflow occurs, the EA<15> bit is set and the DSxPAG is not modified; therefore, the EA will wrap to the beginning of the current page:

- · Register Indirect with Register Offset Addressing
- · Modulo Addressing
- · Bit-Reversed Addressing

TABLE 4-43: OVERFLOW AND UNDERFLOW SCENARIOS AT PAGE 0, EDS AND PSV SPACE BOUNDARIES<sup>(2,3,4)</sup>

		T						
O/U,			Before		After			
R/W	Operation	DSxPAG	DS EA<15>	Page Description	DSxPAG	DS EA<15>	Page Description	
O, Read		DSRPAG = 0x1FF	1	EDS: Last Page	DSRPAG = 0x1FF	0	See Note 1	
O, Read	[++Wn] or	DSRPAG = 0x2FF	1	PSV: Last Isw Page	DSRPAG = 0x300	1	PSV: First MSB Page	
O, Read	[Wn++]	DSRPAG = 0x3FF	1	PSV: Last MSB Page	DSRPAG = 0x3FF	0	See Note 1	
O, Write		DSWPAG = 0x1FF	1	EDS: Last Page	DSWPAG = 0x1FF	0	See Note 1	
U, Read		DSRPAG = 0x001	1	PSV Page	DSRPAG = 0x001	0	See Note 1	
U, Read	[Wn] or [Wn]	DSRPAG = 0x200	1	PSV: First Isw Page	DSRPAG = 0x200	0	See Note 1	
U, Read	[ MII - ]	DSRPAG = 0x300	1	PSV: First MSB Page	DSRPAG = 0x2FF	1	PSV: Last Isw Page	

**Legend:** O = Overflow, U = Underflow, R = Read, W = Write

- Note 1: The Register Indirect Addressing now addresses a location in the Base Data Space (0x0000-0x8000).
  - 2: An EDS access with DSxPAG = 0x000 will generate an address error trap.
  - **3:** Only reads from PS are supported using DSRPAG. An attempt to write to PS using DSWPAG will generate an address error trap.
  - 4: Pseudolinear Addressing is not supported for large offsets.

#### REGISTER 8-2: DMAxREQ: DMA CHANNEL x IRQ SELECT REGISTER

R/S-0	U-0						
FORCE <sup>(1)</sup>	_	_	_	_	_	_	_
bit 15	•						bit 8

| R/W-0   |
|---------|---------|---------|---------|---------|---------|---------|---------|
| IRQSEL7 | IRQSEL6 | IRQSEL5 | IRQSEL4 | IRQSEL3 | IRQSEL2 | IRQSEL1 | IRQSEL0 |
| bit 7   |         |         |         |         |         |         | bit 0   |

Legend:	S = Settable bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15 **FORCE:** Force DMA Transfer bit<sup>(1)</sup>

1 = Forces a single DMA transfer (Manual mode)

0 = Automatic DMA transfer initiation by DMA request

bit 14-8 **Unimplemented:** Read as '0'

bit 7-0 IRQSEL<7:0>: DMA Peripheral IRQ Number Select bits

01000110 = TX data request  $(CAN1)^{(2)}$ 

00100110 = Input Capture 4 (IC4)

00100101 = Input Capture 3 (IC3)

00100010 = RX data ready (CAN1)

00100001 = SPI2 transfer done (SPI2)

00011111 = UART2 Transmitter (UART2TX)

00011110 = UART2 Receiver (UART2RX)

00011100 = Timer5 (TMR5)

00011011 = Timer4 (TMR4)

00011010 = Output Compare 4 (OC4)

00011001 = Output Compare 3 (OC3)

00001101 = ADC1 convert done (ADC1)

00001100 = UART1 Transmitter (UART1TX)

00001011 = UART1 Receiver (UART1RX)

00001010 = SPI1 transfer done (SPI1)

00001000 = Timer3 (TMR3)

00000111 = Timer2 (TMR2)

00000110 = Output Compare 2 (OC2)

00000101 = Input Capture 2 (IC2)

00000010 = Output Compare 1 (OC1)

00000001 = Input Capture 1 (IC1)

00000000 = External Interrupt 0 (INT0)

- **Note 1:** The FORCE bit cannot be cleared by user software. The FORCE bit is cleared by hardware when the forced DMA transfer is complete or the channel is disabled (CHEN = 0).
  - 2: This select bit is only available on dsPIC33EVXXXGM10X devices.

### REGISTER 10-7: PMD8: PERIPHERAL MODULE DISABLE CONTROL REGISTER 8

U-0	U-0	U-0	R/W-0	R/W-0	U-0	U-0	R/W-0
_	_	_	SENT2MD	SENT1MD	_	_	DMTMD
bit 15							bit 8

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	_	_	_	_	_	_	_
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15-13 **Unimplemented:** Read as '0'

bit 12 SENT2MD: SENT2 Module Disable bit

1 = SENT2 module is disabled 0 = SENT2 module is enabled

bit 11 SENT1MD: SENT1 Module Disable bit

1 = SENT1 module is disabled 0 = SENT1 module is enabled

bit 10-9 **Unimplemented:** Read as '0'

bit 8 **DMTMD:** Deadman Timer Disable bit

1 = Deadman Timer is disabled 0 = Deadman Timer is enabled

bit 7-0 **Unimplemented:** Read as '0'

#### REGISTER 11-7: RPINR12: PERIPHERAL PIN SELECT INPUT REGISTER 12

| R/W-0  |
|--------|--------|--------|--------|--------|--------|--------|--------|
| FLT2R7 | FLT2R6 | FLT2R5 | FLT2R4 | FLT2R3 | FLT2R2 | FLT2R1 | FLT2R0 |
| bit 15 |        |        |        |        |        |        | bit 8  |

| R/W-0  |
|--------|--------|--------|--------|--------|--------|--------|--------|
| FLT1R7 | FLT1R6 | FLT1R5 | FLT1R4 | FLT1R3 | FLT1R2 | FLT1R1 | FLT1R0 |
| bit 7  |        |        |        |        |        |        | bit 0  |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15-8 **FLT2R<7:0>:** Assign PWM Fault 2 (FLT2) to the Corresponding RPn Pin bits (see Table 11-2 for input pin selection numbers)

10110101 = Input tied to RPI181

•

•

00000001 = Input tied to CMP1 00000000 = Input tied to Vss

bit 7-0 FLT1R<7:0>: Assign PWM Fault 1 (FLT1) to the Corresponding RPn Pin bits

(see Table 11-2 for input pin selection numbers)

10110101 = Input tied to RPI181

•

•

00000001 = Input tied to CMP1 00000000 = Input tied to Vss

### REGISTER 11-11: RPINR23: PERIPHERAL PIN SELECT INPUT REGISTER 23

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	_	_	_	_	_	_	_
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			SS2R	?<7:0>				
bit 7								

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15-8 **Unimplemented:** Read as '0'

bit 7-0 SS2R<7:0>: Assign SPI2 Slave Select (SS2) to the Corresponding RPn Pin bits

(see Table 11-2 for input pin selection numbers)

10110101 = Input tied to RPI181

•

.

00000001 = Input tied to CMP1 00000000 = Input tied to Vss

#### REGISTER 11-12: RPINR26: PERIPHERAL PIN SELECT INPUT REGISTER 26

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
_	_	_	_	_	_	_	_		
bit 15 bit									

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
C1RXR<7:0>							
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15-8 Unimplemented: Read as '0'

bit 7-0 C1RXR<7:0>: Assign CAN1 RX Input (C1RX) to the Corresponding RPn Pin bits

(see Table 11-2 for input pin selection numbers)

10110101 = Input tied to RPI181

.

Ť

00000001 = Input tied to CMP1 00000000 = Input tied to Vss

#### REGISTER 16-2: OCxCON2: OUTPUT COMPARE x CONTROL REGISTER 2

R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	R/W-0
FLTMD	FLTOUT	FLTTRIEN	OCINV	_	_	_	OC32
bit 15							bit 8

R/W-0	R/W-0, HS	R/W-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0
OCTRIG	TRIGSTAT	OCTRIS	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0
bit 7							bit 0

Legend:	HS = Hardware Settable bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15 FLTMD: Fault Mode Select bit

1 = Fault mode is maintained until the Fault source is removed; the OCFLTA bit is cleared in software and a new PWM period starts

0 = Fault mode is maintained until the Fault source is removed and a new PWM period starts

bit 14 FLTOUT: Fault Out bit

1 = PWM output is driven high on a Fault

0 = PWM output is driven low on a Fault

bit 13 FLTTRIEN: Fault Output State Select bit

1 = OCx pin is tri-stated on a Fault condition

0 = OCx pin I/O state is defined by the FLTOUT bit on a Fault condition

bit 12 **OCINV:** Output Compare x Invert bit

1 = OCx output is inverted

0 = OCx output is not inverted

bit 11-9 **Unimplemented:** Read as '0'

bit 8 **OC32:** Cascade Two OCx Modules Enable bit (32-bit operation)

1 = Cascade module operation is enabled

0 = Cascade module operation is disabled

bit 7 OCTRIG: Output Compare x Trigger/Sync Select bit

1 = Triggers OCx from the source designated by the SYNCSELx bits

0 = Synchronizes OCx with the source designated by the SYNCSELx bits

bit 6 TRIGSTAT: Timer Trigger Status bit

1 = Timer source has been triggered and is running

0 = Timer source has not been triggered and is being held clear

bit 5 OCTRIS: Output Compare x Output Pin Direction Select bit

1 = Output Compare x is tri-stated

0 = Output Compare x module drives the OCx pin

**Note 1:** Do not use the OCx module as its own synchronization or trigger source.

2: When the OCy module is turned off, it sends a trigger out signal. If the OCx module uses the OCy module as a trigger source, the OCy module must be unselected as a trigger source prior to disabling it.

IOTES:				

### 24.3 ADC Control Registers

#### REGISTER 24-1: ADxCON1: ADCx CONTROL REGISTER 1

R/W-0	U-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	
ADON	_	ADSIDL	ADDMABM	_	AD12B	FORM1	FORM0	
bit 15 bit 8								

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0, HC, HS	R/C-0, HC, HS
SSRC2	SSRC1	SSRC0	SSRCG	SIMSAM	ASAM	SAMP	DONE <sup>(1)</sup>
bit 7							bit 0

Legend:	C = Clearable bit	U = Unimplemented bit, read as '0'		
R = Readable bit	W = Writable bit	HS = Hardware Settable bit	HC = Hardware Clearable bit	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15 ADON: ADCx Operating Mode bit

1 = ADCx module is operating

0 = ADCx is off

bit 14 Unimplemented: Read as '0'

bit 13 ADSIDL: ADCx Stop in Idle Mode bit

1 = Discontinues module operation when the device enters Idle mode

0 = Continues module operation in Idle mode

bit 12 ADDMABM: ADCx DMA Buffer Build Mode bit

1 = DMA buffers are written in the order of conversion; the module provides an address to the DMA channel that is the same as the address used for the non-DMA stand-alone buffer

0 = DMA buffers are written in Scatter/Gather mode; the module provides a Scatter/Gather mode address to the DMA channel based on the index of the analog input and the size of the DMA buffer

bit 11 **Unimplemented:** Read as '0'

bit 10 AD12B: ADCx 10-Bit or 12-Bit Operation Mode bit

1 = 12-bit, 1-channel ADC operation

0 = 10-bit, 4-channel ADC operation

bit 9-8 **FORM<1:0>:** Data Output Format bits

#### For 10-Bit Operation:

11 = Signed fractional (Dout = sddd dddd dd00 0000, where s = .NOT.d<9>)

10 = Fractional (Dout = dddd dddd dd00 0000)

01 = Signed integer (Dout = ssss sssd dddd dddd, where s = .NOT.d<9>)

00 = Integer (Dout = 0000 00dd dddd dddd)

### For 12-Bit Operation:

11 = Signed fractional (Dout = sddd dddd dddd 0000, where s = .NOT.d<11>)

10 = Fractional (Dout = dddd dddd dddd 0000)

01 = Signed integer (Dout = ssss sddd dddd, where s = .NOT.d<11>)

00 = Integer (Dout = 0000 dddd dddd dddd)

**Note 1:** Do not clear the DONE bit in software if auto-sample is enabled (ASAM = 1).

#### REGISTER 24-6: ADxCHS0: ADCx INPUT CHANNEL 0 SELECT REGISTER

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
CH0NB	_	CH0SB5 <sup>(1,3)</sup>	CH0SB4 <sup>(1,3)</sup>	CH0SB3 <sup>(1,3)</sup>	CH0SB2 <sup>(1,3)</sup>	CH0SB1 <sup>(1,3)</sup>	CH0SB0 <sup>(1,3)</sup>	
bit 15 bit 8								

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CH0NA	_	CH0SA5 <sup>(1,3)</sup>	CH0SA4 <sup>(1,3)</sup>	CH0SA3 <sup>(1,3)</sup>	CH0SA2 <sup>(1,3)</sup>	CH0SA1 <sup>(1,3)</sup>	CH0SA0 <sup>(1,3)</sup>
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15 CHONB: Channel 0 Negative Input Select for Sample MUX B bit

1 = Channel 0 negative input is AN1<sup>(1)</sup> 0 = Channel 0 negative input is VREFL

bit 14 Unimplemented: Read as '0'

bit 13-8 CH0SB<5:0>: Channel 0 Positive Input Select for Sample MUX B bits<sup>(1,3)</sup>

111111 = Channel 0 positive input is AN63 111110 = Channel 0 positive input is AN62

111101 = Channel 0 positive input is AN61 (internal band gap voltage)

•

•

011111 = Channel 0 positive input is AN31

011110 = Channel 0 positive input is AN30

\_

•

000001 = Channel 0 positive input is AN1

000000 = Channel 0 positive input is AN0 (Op Amp 2)(2)

bit 7 CHONA: Channel 0 Negative Input Select for Sample MUX A bit

1 = Channel 0 negative input is AN1<sup>(1)</sup>

0 = Channel 0 negative input is VREFL

bit 6 Unimplemented: Read as '0'

- **Note 1:** AN0 to AN7 are repurposed when comparator and op amp functionality are enabled. See Figure 24-1 to determine how enabling a particular op amp or comparator affects selection choices for Channels 1, 2 and 3.
  - 2: If the op amp is selected (OPAEN bit (CMxCON<10>) = 1), the OAx input is used; otherwise, the ANx input is used.
  - 3: See the "Pin Diagrams" section for the available analog channels for each device.

FIGURE 30-10: HIGH-SPEED PWMx MODULE FAULT TIMING CHARACTERISTICS




FIGURE 30-11: HIGH-SPEED PWMx MODULE TIMING CHARACTERISTICS




TABLE 30-29: HIGH-SPEED PWMx MODULE TIMING REQUIREMENTS

AC CHARACTERISTICS			Standard Operating Conditions: 4.5V to 5.5V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended				
Param No.	Symbol	Characteristic <sup>(1)</sup>	Min. Typ. Max. Units Conditions				
MP10	TFPWM	PWMx Output Fall Time	_	_	_	ns	See Parameter DO32
MP11	TRPWM	PWMx Output Rise Time	_	_	_	ns	See Parameter DO31
MP20	TFD	Fault Input ↓ to PWMx I/O Change	_	_	15	ns	
MP30	TFH	Fault Input Pulse Width	15	_	_	ns	

Note 1: These parameters are characterized but not tested in manufacturing.

FIGURE 30-14: SPI2 MASTER MODE (FULL-DUPLEX, CKE = 1, CKP = x, SMP = 1) TIMING CHARACTERISTICS




TABLE 30-32: SPI2 MASTER MODE (FULL-DUPLEX, CKE = 1, CKP = x, SMP = 1) TIMING REQUIREMENTS

AC CHARACTERISTICS			Standard Operating Conditions: 4.5V to 5.5V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended					
Param.	Symbol	Characteristic <sup>(1)</sup>	Min.	Typ. <sup>(2)</sup>	Max.	Units	Conditions	
SP10	FscP	Maximum SCK2 Frequency	_	_	9	MHz	See Note 3	
SP20	TscF	SCK2 Output Fall Time	_	_	_	ns	See Parameter DO32 and <b>Note 4</b>	
SP21	TscR	SCK2 Output Rise Time	_	_	_	ns	See Parameter DO31 and <b>Note 4</b>	
SP30	TdoF	SDO2 Data Output Fall Time	_	_	_	ns	See Parameter DO32 and <b>Note 4</b>	
SP31	TdoR	SDO2 Data Output Rise Time	_	_	_	ns	See Parameter DO31 and <b>Note 4</b>	
SP35	TscH2doV, TscL2doV	SDO2 Data Output Valid after SCK2 Edge	_	6	20	ns		
SP36	TdoV2sc, TdoV2scL	SDO2 Data Output Setup to First SCK2 Edge	30	_	_	ns		
SP40	TdiV2scH, TdiV2scL	Setup Time of SDI2 Data Input to SCK2 Edge	30	_	_	ns		
SP41	TscH2diL, TscL2diL	Hold Time of SDI2 Data Input to SCK2 Edge	30	_	_	ns		

- **Note 1:** These parameters are characterized but not tested in manufacturing.
  - 2: Data in "Typ." column is at 5.0V, +25°C unless otherwise stated.
  - **3:** The minimum clock period for SCK2 is 111 ns. The clock generated in Master mode must not violate this specification.
  - 4: Assumes 50 pF load on all SPI2 pins.

FIGURE 30-16: SPI2 SLAVE MODE (FULL-DUPLEX, CKE = 1, CKP = 0, SMP = 0) TIMING CHARACTERISTICS




FIGURE 30-17: SPI2 SLAVE MODE (FULL-DUPLEX, CKE = 1, CKP = 1, SMP = 0) TIMING CHARACTERISTICS







FIGURE 30-25: SPI1 SLAVE MODE (FULL-DUPLEX, CKE = 1, CKP = 1, SMP = 0) TIMING CHARACTERISTICS



### FIGURE 30-28: I2Cx BUS START/STOP BITS TIMING CHARACTERISTICS (MASTER MODE)



### FIGURE 30-29: I2Cx BUS DATA TIMING CHARACTERISTICS (MASTER MODE)



#### TABLE 30-51: OP AMP/COMPARATOR x VOLTAGE REFERENCE SETTLING TIME SPECIFICATIONS

			Standard Operating Conditions (see Note 2): 4.5V to 5.5V (unless otherwise stated)  Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ for Extended					
Param.	Symbol	Characteristic	Min.	Тур.	Max.	Units	Conditions	
VRD310	TSET	Settling Time	_	1	10	μS	See Note 1	

Note 1: Settling time measured while CVRSS = 1 and the CVR<6:0> bits transition from '0000000' to '11111111'.

### TABLE 30-52: OP AMP/COMPARATOR x VOLTAGE REFERENCE SPECIFICATIONS

DC CHARACTERISTICS			Standard Operating Conditions (see Note 1): 4.5V to 5.5V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ for Extended					
Param No.	Symbol	Characteristics	Min.	Тур.	Max.	Units	Conditions	
VRD311	CVRAA	Absolute Accuracy of Internal DAC Input to Comparators	_	±25	_	mV	AVDD = CVRSRC = 5.0V	
VRD312	CVRAA1	Absolute Accuracy of CVREFXO Pins	_	_	+35/-65	mV	AVDD = CVRSRC = 5.0V	
VRD313	CVRSRC	Input Reference Voltage	0	_	AVDD + 0.3	V		
VRD314	CVRout	Buffer Output Resistance	_	1.5k	_	Ω		
VRD315	CVCL	Permissible Capacitive Load (CVREFXO pins)	_	_	25	pF		
VRD316	IOCVR	Permissible Current Output (CVREFXO pins)	_	_	1	mA		
VRD317	Ion	Current Consumed when Module is Enabled	_	_	500	μΑ	AVDD = 5.0V	
VRD318	IOFF	Current Consumed when Module is Disabled	_	_	1	nA	AVDD = 5.0V	

Note 1: Device is functional at VBORMIN < VDD < VDDMIN, but will have degraded performance. Device functionality is tested, but not characterized. Analog modules: ADC, op amp/comparator and comparator voltage reference, will have degraded performance. Refer to Parameter BO10 in Table 30-12 for the minimum and maximum BOR values.

<sup>2:</sup> Device is functional at VBORMIN < VDD < VDDMIN, but will have degraded performance. Device functionality is tested, but not characterized. Analog modules: ADC, op amp/comparator and comparator voltage reference, will have degraded performance. Refer to Parameter BO10 in Table 30-12 for the minimum and maximum BOR values.

### 32.8 Pull-up and Pull-Down Current








FIGURE 32-28: TYPICAL PULL-DOWN CURRENT (VPIN = 5.5V) vs. TEMPERATURE



### 32.14 Comparator Op Amp Offset

FIGURE 32-37: TYPICAL COMPARATOR OFFSET vs. Vcm








FIGURE 33-27: TYPICAL VOH 4x DRIVER PINS vs. IOH (GENERAL PURPOSE I/Os, TEMPERATURES AS NOTED)




FIGURE 33-28: TYPICAL Vol. 8x DRIVER PINS vs. Iol (GENERAL PURPOSE I/Os, TEMPERATURES AS NOTED)

