

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFl

Product Status	Obsolete
Core Processor	dsPIC
Core Size	16-Bit
Speed	40 MIPs
Connectivity	I²C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, WDT
Number of I/O	35
Program Memory Size	128KB (43K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	A/D 24x10/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 150°C (TA)
Mounting Type	Surface Mount
Package / Case	44-VQFN Exposed Pad
Supplier Device Package	44-QFN (8x8)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33ev128gm004-h-ml

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



FIGURE 4-6: DATA MEMORY MAP FOR 32-Kbyte DEVICES⁽¹⁾

TABLE 4-26: DMAC REGISTER MAP

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
DMA0CON	0B00	CHEN	SIZE	DIR	HALF	NULLW	_	_	_	—	_	AMODE1	AMODE0	—	_	MODE1	MODE0	0000
DMA0REQ	0B02	FORCE		—	_	—	_	_	_	IRQSEL7	IRQSEL6	IRQSEL5	IRQSEL4	IRQSEL3	IRQSEL2	IRQSEL1	IRQSEL0	00FF
DMA0STAL	0B04									STA<	:15:0>							0000
DMA0STAH	0B06	_	-	—	_	_		-	-				STA<	23:16>				0000
DMA0STBL	0B08									STB<	:15:0>							0000
DMA0STBH	0B0A	_	_	—	—	_		_	_				STB<	23:16>				0000
DMA0PAD	0B0C									PAD<	<15:0>							0000
DMA0CNT	0B0E	_	_								CNT<13:	0>						0000
DMA1CON	0B10	CHEN	SIZE	DIR	HALF	NULLW	_	—	_	—	—	AMODE1	AMODE0	—	_	MODE1	MODE0	0000
DMA1REQ	0B12	FORCE	_	—	_	—	_	—	—	IRQSEL7	IRQSEL6	IRQSEL5	IRQSEL4	IRQSEL3	IRQSEL2	IRQSEL1	IRQSEL0	00FF
DMA1STAL	0B14		STA<15:0>									0000						
DMA1STAH	0B16	—	0							0000								
DMA1STBL	0B18		STB<15:0>								0000							
DMA1STBH	0B1A	STB<23:16>								0000								
DMA1PAD	0B1C									PAD<	<15:0>							0000
DMA1CNT	0B1E	_	—								CNT<13:	0>						0000
DMA2CON	0B20	CHEN	SIZE	DIR	HALF	NULLW	_	—	—	_	_	AMODE1	AMODE0	_	_	MODE1	MODE0	0000
DMA2REQ	0B22	FORCE	—	—	—	_	_	—	—	IRQSEL7	IRQSEL6	IRQSEL5	IRQSEL4	IRQSEL3	IRQSEL2	IRQSEL1	IRQSEL0	OOFF
DMA2STAL	0B24			•						STA<	:15:0>							0000
DMA2STAH	0B26	_	—	—	—	_	_	—	—				STA<	23:16>				0000
DMA2STBL	0B28									STB<	<15:0>							0000
DMA2STBH	0B2A	—	_	—	—	—	—	—	—				STB<	23:16>				0000
DMA2PAD	0B2C									PAD<	<15:0>							0000
DMA2CNT	0B2E	—	_								CNT<13:	0>	T					0000
DMA3CON	0B30	CHEN	SIZE	DIR	HALF	NULLW	-	—	—	—	—	AMODE1	AMODE0	—	—	MODE1	MODE0	0000
DMA3REQ	0B32	FORCE	_	—	—	—	_	—	—	IRQSEL7	IRQSEL6	IRQSEL5	IRQSEL4	IRQSEL3	IRQSEL2	IRQSEL1	IRQSEL0	00FF
DMA3STAL	0B34			•						STA<	:15:0>							0000
DMA3STAH	0B36	_	—	—	—	—	_	—	—				STA<	23:16>				0000
DMA3STBL	0B38			•						STB<	:15:0>							0000
DMA3STBH	0B3A	—	_	—	—	—	_	—	—				STB<	23:16>				0000
DMA3PAD	0B3C									PAD<	<15:0>							0000
DMA3CNT	0B3E	—	—								CNT<13:	0>		1				0000
DMAPWC	0BF0	—	—	—		—	-	—	—	_	_				PWCC	DL<3:0>		0000
DMARQC	0BF2	—	_	—	-	—	_	—	—	—	—	-	-		RQCC)L<3:0>		0000
DMAPPS	0BF4	—	—	—	—	—	—	—	—	—	—	_	_		PPS	T<3:0>		0000

dsPIC33EVXXXGM00X/10X FAMILY

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

NOTES:

- 6. The PPS pin mapping rules are as follows:
 - Only one "output" function can be active on a given pin at any time, regardless if it is a dedicated or remappable function (one pin, one output).
 - It is possible to assign a "remappable output" function to multiple pins and externally short or tie them together for increased current drive.
 - If any "dedicated output" function is enabled on a pin, it will take precedence over any remappable "output" function.
 - If any "dedicated digital" (input or output) function is enabled on a pin, any number of "input" remappable functions can be mapped to the same pin.
 - If any "dedicated analog" function(s) are enabled on a given pin, "digital input(s)" of any kind will all be disabled, although a single "digital output", at the user's cautionary discretion, can be enabled and active as long as there is no signal contention with an external analog input signal. For example, it is possible for the ADC to convert the digital output logic level, or to toggle a digital output on a comparator or ADC input provided there is no external analog input, such as for a built-in self-test.

- Any number of "input" remappable functions can be mapped to the same pin(s) at the same time, including to any pin with a single output from either a dedicated or remappable "output".
- The TRISx registers control only the digital I/O output buffer. Any other dedicated or remappable active "output" will automatically override the TRISx setting. The TRISx register does not control the digital logic "input" buffer. Remappable digital "inputs" do not automatically override TRISx settings, which means that the TRISx bit must be set to input for pins with only remappable input function(s) assigned
- All analog pins are enabled by default after any Reset and the corresponding digital input buffer on the pin is disabled. Only the Analog Pin Select registers control the digital input buffer, not the TRISx register. The user must disable the analog function on a pin using the Analog Pin Select registers in order to use any "digital input(s)" on a corresponding pin; no exceptions.

REGISTER 11-20: RPOR2: PERIPHERAL PIN SELECT OUTPUT REGISTER 2

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
—	—	RP39R5	RP39R4	RP39R3	RP39R2	RP39R1	RP39R0		
bit 15	-				•		bit 8		
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
—	—	RP38R5	RP38R4	RP38R3	RP38R2	RP38R1	RP38R0		
bit 7							bit 0		
Legend:									
R = Readable bit W = Writable bit				U = Unimplemented bit, read as '0'					
-n = Value at POR '1' = Bit is set				'0' = Bit is cleared x = Bit is unknown					

bit 15-14	Unimplemented: Read as '0'
bit 13-8	RP39R<5:0>: Peripheral Output Function is Assigned to RP39 Output Pin bits (see Table 11-3 for peripheral function numbers)
bit 7-6	Unimplemented: Read as '0'
bit 5-0	RP38R<5:0>: Peripheral Output Function is Assigned to RP38 Output Pin bits (see Table 11-3 for peripheral function numbers)

REGISTER 11-21: RPOR3: PERIPHERAL PIN SELECT OUTPUT REGISTER 3

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
		RP41R5	RP41R4	RP41R3	RP41R2	RP41R1	RP41R0				
bit 15 bit 8											
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
—	—	RP40R5	RP40R4	RP40R3	RP40R2	RP40R1	RP40R0				
bit 7							bit 0				

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14 Unimplemented: Read as '0'

- bit 13-8 **RP41R<5:0>:** Peripheral Output Function is Assigned to RP41 Output Pin bits (see Table 11-3 for peripheral function numbers)
- bit 7-6 Unimplemented: Read as '0'
- bit 5-0 **RP40R<5:0>:** Peripheral Output Function is Assigned to RP40 Output Pin bits (see Table 11-3 for peripheral function numbers)

REGISTER 14-9: DMTPSINTVL: DMT POST CONFIGURE INTERVAL STATUS REGISTER LOW

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
			PSIN	FV<15:8>					
bit 15							bit 8		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
			PSIN	TV<7:0>					
bit 7							bit 0		
Legend:									
R = Readable bit W = Writable bit				U = Unimplemented bit, read as '0'					
-n = Value at POR '1' = Bit is set				'0' = Bit is cleared x = Bit is unknown					

bit 15-0 **PSINTV<15:0>:** Lower DMT Window Interval Configuration Status bits This is always the value of the FDMTINTVL Configuration register.

REGISTER 14-10: DMTPSINTVH: DMT POST CONFIGURE INTERVAL STATUS REGISTER HIGH

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
			PSINT	V<31:24>							
bit 15							bit 8				
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
	PSINTV<23:16>										
bit 7							bit 0				
Legend:											
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'							
-n = Value at POR		'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unknown					

bit 15-0 **PSINTV<31:16>:** Higher DMT Window Interval Configuration Status bits This is always the value of the FDMTINTVH Configuration register.

dsPIC33EVXXXGM00X/10X FAMILY

REGISTER 17-18: AUXCONx: PWMx AUXILIARY CONTROL REGISTER

U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
_	—	—	—	BLANKSEL3	BLANKSEL2	BLANKSEL1	BLANKSEL0
bit 15							bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	CHOPSEL3	CHOPSEL2	CHOPSEL1	CHOPSEL0	CHOPHEN	CHOPLEN
bit 7							bit 0

Legend:				
R = Readabl	e bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at	POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
bit 15-12	Unimpleme	nted: Read as '0'		
bit 11-8	BLANKSEL	.<3:0>: PWMx State Blank	Source Select bits	
	The selected the BCH and 1001 = Res	d state blank signal will bloo d BCL bits in the LEBCON erved	ck the current-limit and/or Fa x register).	ault input signals (if enabled through
	•			
	•			
	0100 = Res 0011 = PWI 0010 = PWI 0001 = PWI	erved W3H is selected as the stat W2H is selected as the stat W1H is selected as the stat state blanking	e blank source te blank source te blank source	
hit 7-6	Unimpleme	nted: Read as '0'		
bit 5-2		3:05: PWMy Chan Clock S	Source Select hits	
Dit 0-2	The selected	d signal will enable and dis erved	able (Chop) the selected PV	VMx outputs.
	•			
	•			
	0100 = Res	erved M3H is selected as the chc	n clock source	
	0011 = PW	M2H is selected as the cho	p clock source	
	0001 = PWI 0000 = Cho	V1H is selected as the cho p clock generator is select	p clock source ed as the chop clock source	
bit 1	CHOPHEN:	PWMxH Output Chopping	Enable bit	
	1 = PWMxH 0 = PWMxH	chopping function is enab chopping function is disat	led led	
bit 0	CHOPLEN:	PWMxL Output Chopping	Enable bit	
	1 = PWMxL 0 = PWMxL	chopping function is enabl chopping function is disab	ed led	

REGISTER 22-14: CxBUFPNT3: CANx FILTERS 8-11 BUFFER POINTER REGISTER 3

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
F11BP3	F11BP2	F11BP1	F11BP0	F10BP3	F10BP2	F10BP1	F10BP0			
bit 15	-			·	•		bit 8			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
F9BP3	F9BP2	F9BP1	F9BP0	F8BP3	F8BP2	F8BP1	F8BP0			
bit 7	-			·	•		bit 0			
Legend:										
R = Readable bit		W = Writable bit		U = Unimplemented bit, read as '0'						
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown				
bit 15-12	F11BP<3:0>:	RX Buffer Mas	sk for Filter 11	bits						
	1111 = Filter	hits received ir	n RX FIFO bu	ffer						
	1110 = Filter	hits received ir	n RX Buffer 14	1						
	•									
	•									
	0001 = Filter	hits received ir	n RX Buffer 1							
	0000 = Filter	hits received ir	n RX Buffer 0							
bit 11-8	F10BP<3:0>:	RX Buffer Mas	sk for Filter 10) bits (same va	lues as bits 15-	12)				
bit 7-4	F9BP<3:0>: F	F9BP<3:0>: RX Buffer Mask for Filter 9 bits (same values as bits 15-12)								
bit 3-0	F8BP<3:0>: F	F8BP<3:0>: RX Buffer Mask for Filter 8 bits (same values as bits 15-12)								

R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	R/W-0	R-0				
CON	COE	CPOL	—		—	CEVT	COUT				
bit 15							bit 8				
R/W-0	R/W-0	U-0	R/W-0	U-0	U-0 U-0 R/W-0						
EVPOL1	(2) EVPOL0(2)		CREF ⁽¹⁾	—		— CCH1 ⁽¹⁾ CC					
bit 7											
r											
Legend:											
R = Reada	ible bit	W = Writable	bit	U = Unimplei	mented bit, read	as '0'					
-n = Value	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown				
bit 15	CON: Op Am	p/Comparator 4	Enable bit								
	1 = Comparat	or is enabled									
bit 14	COF: Compared	COE: Comparator 4 Output Enable bit									
Sit 11	1 = Comparat	or output is pre	esent on the C	240UT nin							
	0 = Comparat	or output is inte	ernal only								
bit 13	CPOL: Comp	arator 4 Outpu	t Polarity Sele	ect bit							
	1 = Comparat	or output is inv	erted								
	0 = Comparat	or output is not	t inverted								
bit 12-10	Unimplemen	ted: Read as ')'								
bit 9	CEVT: Compa	arator 4 Event I	oit								
	1 = Compara	tor event, acc	ording to EVF	POL<1:0> sett	ings, occurred;	disables future	e triggers and				
	0 = Compara	tor event did n	cleared								
hit 8	COUT: Comp	arator 4 Output	hit								
bito	When CPOL :	= 0 (non-inverte	ed polarity).								
	1 = VIN + > VIN	N-									
	0 = VIN + < VIN	4-									
	When CPOL :	= 1 (inverted po	plarity):								
	1 = VIN + < VIN	N-									
	U = VIN + > VIN	N-									
Note 1:	Inputs that are sele	ected and not av	ailable will be	e tied to Vss. S	ee the " Pin Dia	grams" section	n for available				
	inputs for each pac	ckage.									

REGISTER 25-3: CM4CON: COMPARATOR 4 CONTROL REGISTER

2: After configuring the comparator, either for a high-to-low or low-to-high COUT transition (EVPOL<1:0> (CMxCON<7:6>) = 10 or 01), the comparator Event bit, CEVT (CMxCON<9>), and the Comparator Combined Interrupt Flag, CMPIF (IFS1<2>), must be cleared before enabling the Comparator Interrupt Enable bit, CMPIE (IEC1<2>).

R/W-0) R/W-0	U-0	U-0	R/W-0	R/W-0	U-0	U-0				
CVREI	N CVROE ⁽¹⁾			CVRSS	VREFSEL		_				
bit 15	·				·		bit 8				
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
	CVR6	CVR5	CVR4	CVR3	CVR2	CVR1	CVR0				
bit 7							bit 0				
Legend:											
R = Reada	able bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'					
-n = Value	e at POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown							
bit 15	CVREN: Corr	nparator Voltage	e Reference I	Enable bit							
	1 = Comparat	tor voltage refe	rence circuit i	s powered on							
L:L 4 4		0 = Comparator voltage reference circuit is powered down									
DIT 14		parator voltage			(CVREF20 PIN)	DIC					
	1 = Voltage le0 = Voltage le	evel is disconne	cted from the	CVREF20 pin							
bit 13-12	Unimplemen	ted: Read as '	ריידי איז איז איז איז איז איז איז איז איז אי	p							
bit 11	CVRSS: Com	parator Voltage	- e Reference S	Source Selectio	on bit						
	1 = Comparat	tor reference so	ource, CVRSR	c = CVREF+ –	AVss						
	0 = Comparat	tor reference so	ource, CVRSR	c = AVdd – AV	'SS						
bit 10	VREFSEL: Vo	oltage Referend	ce Select bit								
	1 = Compara	tor Reference	Source 2 (CVR2) provide	es inverting inp	ut voltage wh	en VREFSEL				
	0 = Compara	tor Reference	Source 1 (CVR1) provide	es invertina inp	ut voltage wh	en VRFFSFI				
	(CVR1C	ON<10>) = 0				at renage in					
bit 9-7	Unimplemen	ted: Read as '	כ'								
bit 6-0	CVR<6:0>: C	omparator Volt	age Referenc	e Value Select	tion bits						
	1111111 = 1 2	27/128 x VREF	input voltage								
	•										
	•										
	0000000 = 0	.0 volts									
Note 1:	CVROE (CVR2CC)N<14>) is not a	available on t	he 28-pin devi	ces.		I				

REGISTER 26-2: CVR2CON: COMPARATOR VOLTAGE REFERENCE CONTROL REGISTER 2

File Name	Address	Device Memory Size (Kbytes)	Bits 23-16	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
FDMTINTVL	0057AC	32																	
	00ABAC	64											45.0						
	0157AC	128	_									DIVITIVIS	\$15:0>						
	02ABAC	256																	
FDMTINTVH	0057B0	32																	
	00ABB0	64											04.40						
	0157B0	128	_									DIVITIVIS	31:16>						
	02ABB0	256																	
FDMTCNTL	0057B4	32																	
	00ABB4	64										DMTONIT	-45-05						
	0157B4	128	_				DMTCNT<15:0>												
	02ABB4	256																	
FDMTCNTH	0057B8	32																	
	00AB8	64										DMTONIT	-04-40-						
	0157B8	128	_									DIVITCINT<	31:16>						
	02ABB8	256																	
FDMT	0057BC	32																	
	00ABBC	64																	DIATEN
	0157BC	128	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	DMITEN
	02ABBC	256																	
FDEVOPT	0057C0	32																	
	00ABC0	64																	
	0157C0	128		_	_	_	_	-	_	—	_	— — — — — ALTI2C1 Reserved ⁽²⁾ —				PWWLOCK			
	02ABC0	256																	
FALTREG	0057C4	32												•	•				
	00ABC4	64																OTVT4 40 OF	
	0157C4	128	_	_	_	_	_	_	_	_	_	_		UIXI2<2:0>		_	(51X11<2:0>	
l	02ABC4	256																	

CONFIGURATION WORD DECISTED MAD (CONTINUED) ~ ~ 4

Legend: — = unimplemented, read as '1'.

Note 1: This bit is reserved and must be programmed as '0'.
2: This bit is reserved and must be programmed as '1'.

TABLE 30-34:SPI2 SLAVE MODE (FULL-DUPLEX, CKE = 1, CKP = 0, SMP = 0)TIMING REQUIREMENTS

АС СНА	ARACTERIS	TICS	$\begin{array}{l} \mbox{Standard Operating Conditions: 4.5V to 5.5V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industria} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extend} \end{array}$							
Param.	Symbol	Characteristic ⁽¹⁾	Min.	Typ. ⁽²⁾	Max.	Units	Conditions			
SP70	FscP	Maximum SCK2 Input Frequency	—	—	15	MHz	See Note 3			
SP72	TscF	SCK2 Input Fall Time	—		—	ns	See Parameter DO32 and Note 4			
SP73	TscR	SCK2 Input Rise Time			_	ns	See Parameter DO31 and Note 4			
SP30	TdoF	SDO2 Data Output Fall Time	—	_	_	ns	See Parameter DO32 and Note 4			
SP31	TdoR	SDO2 Data Output Rise Time	—	—	_	ns	See Parameter DO31 and Note 4			
SP35	TscH2doV, TscL2doV	SDO2 Data Output Valid after SCK2 Edge	—	6	20	ns				
SP36	TdoV2scH, TdoV2scL	SDO2 Data Output Setup to First SCK2 Edge	30	—	_	ns				
SP40	TdiV2scH, TdiV2scL	Setup Time of SDI2 Data Input to SCK2 Edge	30	—	_	ns				
SP41	TscH2diL, TscL2diL	Hold Time of SDI2 Data Input to SCK2 Edge	30	_	_	ns				
SP50	TssL2scH, TssL2scL	SS2 ↓ to SCK2 ↑ or SCK2 ↓ Input	120	_	—	ns				
SP51	TssH2doZ	SS2 ↑ to SDO2 Output High-Impedance	10	—	50	ns	See Note 4			
SP52	TscH2ssH TscL2ssH	SS2 ↑ after SCK2 Edge	1.5 TCY + 40	—	—	ns	See Note 4			
SP60	TssL2doV	SDO2 Data Output Valid after SS2 Edge	—	—	50	ns				

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ." column is at 5.0V, +25°C unless otherwise stated.

3: The minimum clock period for SCK2 is 66.7 ns. Therefore, the SCK2 clock generated by the master must not violate this specification.

4: Assumes 50 pF load on all SPI2 pins.

TABLE 30-44:SPI1 SLAVE MODE (FULL-DUPLEX, CKE = 0, CKP = 1, SMP = 0)TIMING REQUIREMENTS

АС СНА		FICS	$\begin{array}{l} \mbox{Standard Operating Conditions: 4.5V to 5.5V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$						
Param.	Symbol	Characteristic ⁽¹⁾	Min.	Typ. ⁽²⁾	Max.	Units	Conditions		
SP70	FscP	Maximum SCK1 Input Frequency	_	—	25	MHz	See Note 3		
SP72	TscF	SCK1 Input Fall Time	—	_	—	ns	See Parameter DO32 and Note 4		
SP73	TscR	SCK1 Input Rise Time	—		—	ns	See Parameter DO31 and Note 4		
SP30	TdoF	SDO1 Data Output Fall Time	—	—	—	ns	See Parameter DO32 and Note 4		
SP31	TdoR	SDO1 Data Output Rise Time	—	_	—	ns	See Parameter DO31 and Note 4		
SP35	TscH2doV, TscL2doV	SDO1 Data Output Valid after SCK1 Edge	—	6	20	ns			
SP36	TdoV2scH, TdoV2scL	SDO1 Data Output Setup to First SCK1 Edge	20	_	_	ns			
SP40	TdiV2scH, TdiV2scL	Setup Time of SDI1 Data Input to SCK1 Edge	20	—	_	ns			
SP41	TscH2diL, TscL2diL	Hold Time of SDI1 Data Input to SCK1 Edge	15		_	ns			
SP50	TssL2scH, TssL2scL	$\overline{SS1}$ ↓ to SCK1 ↑ or SCK1 ↓ Input	120	—	_	ns			
SP51	TssH2doZ	SS1 ↑ to SDO1 Output High-Impedance	10	—	50	ns	See Note 4		
SP52	TscH2ssH, TscL2ssH	SS1 ↑ after SCK1 Edge	1.5 Tcy + 40	—	_	ns	See Note 4		

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ." column is at 5.0V, +25°C unless otherwise stated.

3: The minimum clock period for SCK1 is 40 ns. Therefore, the SCK1 clock generated by the master must not violate this specification.

4: Assumes 50 pF load on all SPI1 pins.



TABLE 30-48: CANx MODULE I/O TIMING REQUIREMENTS

AC CHARACTERISTICS				$\begin{array}{l} \mbox{Standard Operating Conditions: 4.5V to 5.5V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Param No.	Symbol	Characteristic ⁽¹⁾	Min.	Min. Typ. ⁽²⁾ Max. Units		Units	Conditions			
CA10	TIOF	Port Output Fall Time	_	—	_	ns	See Parameter DO32			
CA11	TIOR	Port Output Rise Time	—	—		ns	See Parameter DO31			
CA20	TCWF	Pulse Width to Trigger CAN Wake-up Filter	120	_		ns				

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ." column is at 5.0V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

FIGURE 30-33: UARTX MODULE I/O TIMING CHARACTERISTICS



TABLE 30-49: UARTx MODULE I/O TIMING REQUIREMENTS

AC CHARA	CTERISTICS	Standard Operating Conditions: 4.5V to 5.5V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$						
Param No.	Symbol	Characteristic ⁽¹⁾	Min.	Тур. ⁽²⁾	Max.	Units	Conditions	
UA10	TUABAUD	UARTx Baud Time	66.67	—	_	ns		
UA11	FBAUD	UARTx Baud Frequency	—	_	15	Mbps		
UA20	TCWF	Start Bit Pulse Width to Trigger UARTx Wake-up	500	—	-	ns		

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ." column is at 5.0V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.



32.14 Comparator Op Amp Offset











FIGURE 32-46: TYPICAL INL (VDD = 5.5V, +25°C)

33.0 CHARACTERISTICS FOR HIGH-TEMPERATURE DEVICES (+150°C)

33.1 IDD







FIGURE 33-27: TYPICAL VOH 4x DRIVER PINS vs. IOH (GENERAL PURPOSE I/Os, TEMPERATURES AS NOTED)

FIGURE 33-28: TYPICAL Vol 8x DRIVER PINS vs. Iol (GENERAL PURPOSE I/Os, TEMPERATURES AS NOTED)



44-Lead Plastic Thin Quad Flatpack (PT) 10X10X1 mm Body, 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	MILLIMETERS				
Dimension	MIN	NOM	MAX		
Contact Pitch	E		0.80 BSC		
Contact Pad Spacing	C1		11.40		
Contact Pad Spacing	C2		11.40		
Contact Pad Width (X44)	X1			0.55	
Contact Pad Length (X44)	Y1			1.50	
Distance Between Pads	G	0.25			

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2076B

NOTES: