

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XEI

Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	70 MIPs
Connectivity	I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, WDT
Number of I/O	53
Program Memory Size	128KB (43K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	A/D 36x10/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-TQFP
Supplier Device Package	64-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33ev128gm006-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table of Contents

1.0	Device Overview	
2.0	Guidelines for Getting Started with 16-Bit Digital Signal Controllers	17
3.0	CPU	
4.0	Memory Organization	
5.0	Flash Program Memory	83
6.0	Resets	
7.0	Interrupt Controller	
8.0	Direct Memory Access (DMA)	109
9.0	Oscillator Configuration	123
10.0	Power-Saving Features	133
11.0	I/O Ports	143
12.0	Timer1	173
13.0	Timer2/3 and Timer4/5	175
14.0	Deadman Timer (DMT)	181
15.0	Input Capture	189
16.0	Output Compare	193
17.0	High-Speed PWM Module	199
18.0	Serial Peripheral Interface (SPI)	221
19.0	Inter-Integrated Circuit (I ² C)	229
20.0	Single-Edge Nibble Transmission (SENT)	237
21.0	Universal Asynchronous Receiver Transmitter (UART)	
22.0	Controller Area Network (CAN) Module (dsPIC33EVXXXGM10X Devices Only)	253
23.0	Charge Time Measurement Unit (CTMU)	279
24.0	10-Bit/12-Bit Analog-to-Digital Converter (ADC)	
25.0	Op Amp/Comparator Module	301
26.0	Comparator Voltage Reference	313
27.0	Special Features	317
28.0	Instruction Set Summary	327
29.0	Development Support	337
30.0	Electrical Characteristics	
31.0	High-Temperature Electrical Characteristics	403
32.0	Characteristics for Industrial/Extended Temperature Devices (-40°C to +125°C)	413
33.0	Characteristics for High-Temperature Devices (+150°C)	439
34.0	Packaging Information	461
Appe	endix A: Revision History	485
Index	X	487
The I	Microchip Web Site	495
Custo	omer Change Notification Service	495
Custo	omer Support	495
Produ	luct Identification System	497





TANK CAPACITORS 2.2.1

On boards with power traces running longer than six inches in length, it is suggested to use a tank capacitor for integrated circuits including DSCs to supply a local power source. The value of the tank capacitor should be determined based on the trace resistance that connects the power supply source to the device, and the maximum current drawn by the device in the application. In other words, select the tank capacitor so that it meets the acceptable voltage sag at the device. Typical values range from 4.7 µF to 47 µF.

2.3 **CPU Logic Filter Capacitor** Connection (VCAP)

A low-ESR (<1 Ohms) capacitor is required on the VCAP pin, which is used to stabilize the internal voltage regulator output. The VCAP pin must not be connected to VDD, and must have a capacitor greater than 4.7 µF (10 µF is recommended), with at least a 16V rating connected to the ground. The type can be ceramic or tantalum. See Section 30.0 "Electrical Characteristics" for additional information.

The placement of this capacitor should be close to the VCAP pin. It is recommended that the trace length should not exceed one-quarter inch (6 mm).

2.4 Master Clear (MCLR) Pin

The MCLR pin provides two specific device functions:

- · Device Reset
- Device Programming and Debugging

During device programming and debugging, the resistance and capacitance that can be added to the pin must be considered. Device programmers and debuggers drive the MCLR pin. Consequently, specific voltage levels (VIH and VIL) and fast signal transitions must not be adversely affected. Therefore, specific values of R and C will need to be adjusted based on the application and PCB requirements.

For example, as shown in Figure 2-1, it is recommended that the capacitor, C, be isolated from the MCLR pin during programming and debugging operations.

Place the components as shown in Figure 2-2 within one-quarter inch (6 mm) from the MCLR pin.



EXAMPLE OF MCLR PIN CONNECTIONS



TABLE 4-19: NVM REGISTER MAP

					-			-	-	-	-	-	-	-	-	-	-	
SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
NVMCON	0728	WR	WREN	WRERR	NVMSIDL	_	_	RPDF	URERR	—	—	—	—	NVMOP3	NVMOP2	NVMOP1	NVMOP0	0000
NVMADR	072A									NVMADR<	:15:0>							0000
NVMADRU	072C	_	_	_	_	_	_	_	_				NVMAD	RU<23:16>				0000
NVMKEY	072E	_	_	_	_	_	_	_	_				NVM	<ey<7:0></ey<7:0>				0000
NVMSRCADRL	0730								NVMS	RCADR<15:	1>						0	0000
NVMSRCADRH	0732	_	_	_	_	_	_	_	_				NVMSRC	ADR<23:16>				0000
			1 (-1															

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-20: SYSTEM CONTROL REGISTER MAP

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
RCON	0740	TRAPR	IOPUWR	-	_	VREGSF	—	СМ	VREGS	EXTR	SWR	SWDTEN	WDTO	SLEEP	IDLE	BOR	POR	Note 1
OSCCON	0742	_	COSC2	COSC1	COSC0	_	NOSC2	NOSC1	NOSC0	CLKLOCK	IOLOCK	LOCK	_	CF	_	_	OSWEN	Note 2
CLKDIV	0744	ROI	DOZE2	DOZE1	DOZE0	DOZEN	FRCDIV2	FRCDIV1	FRCDIV0	PLLPOST1	PLLPOST0	_	PLLPRE4	PLLPRE3	PLLPRE2	PLLPRE1	PLLPRE0	0000
PLLFBD	0746	_	_	_	_	_	_	_				PL	LDIV<8:0>					0000
OSCTUN	0748	—	—		_	_	_	—	—	—	—			TUN	<5:0>			0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: RCON register Reset values are dependent on the type of Reset.

2: OSCCON register Reset values are dependent on the Configuration fuses.

TABLE 4-21: REFERENCE CLOCK REGISTER MAP

S Na	FR ame	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
REFC	CON	074E	ROON	_	ROSSLP	ROSEL	RODIV3	RODIV2	RODIV1	RODIV0	_	—	_	_	_	_	_	—	0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.



The paged memory scheme provides access to multiple 32-Kbyte windows in the EDS and PSV memory. The Data Space Page registers, DSxPAG, in combination with the upper half of the Data Space address, can provide up to 16 Mbytes of additional address space in the EDS and 8 Mbytes (DSRPAG only) of PSV address space. The paged data memory space is shown in Figure 4-11.

The Program Space (PS) can be accessed with a DSRPAG of 0x200 or greater. Only reads from PS are supported using the DSRPAG. Writes to PS are not supported, therefore, the DSWPAG is dedicated to DS, including EDS. The Data Space and EDS can be read from and written to using DSRPAG and DSWPAG, respectively.

Addressing Mode	Description
File Register Direct	The address of the file register is specified explicitly.
Register Direct	The contents of a register are accessed directly.
Register Indirect	The contents of Wn form the Effective Address (EA).
Register Indirect Post-Modified	The contents of Wn form the EA. Wn is post-modified (incremented or decremented) by a constant value.
Register Indirect Pre-Modified	Wn is pre-modified (incremented or decremented) by a signed constant value to form the EA.
Register Indirect with Register Offset (Register Indexed)	The sum of Wn and Wb forms the EA.
Register Indirect with Literal Offset	The sum of Wn and a literal forms the EA.

TABLE 4-45: FUNDAMENTAL ADDRESSING MODES SUPPORTED

4.4.3 MOVE AND ACCUMULATOR INSTRUCTIONS

Move instructions and the DSP accumulator class of instructions provide a greater addressing flexibility than other instructions. In addition to the addressing modes supported by most MCU instructions, move and accumulator instructions also support Register Indirect with Register Offset Addressing mode, also referred to as Register Indexed mode.

Note:	For the MOV instructions, the addressing mode specified in the instruction can differ
	for the source and destination EA. How-
	ever, the 4-bit Wb (Register Offset) field is
	shared by both source and destination
	(but typically only used by one).

In summary, the following addressing modes are supported by move and accumulator instructions:

- Register Direct
- Register Indirect
- Register Indirect Post-Modified
- Register Indirect Pre-Modified
- Register Indirect with Register Offset (Indexed)
- Register Indirect with Literal Offset
- 8-Bit Literal
- 16-Bit Literal

Note: Not all instructions support all the addressing modes given above. Individual instructions may support different subsets of these addressing modes.

4.4.4 MAC INSTRUCTIONS

The dual source operand DSP instructions (CLR, ED, EDAC, MAC, MPY, MPY. N, MOVSAC and MSC), also referred to as MAC instructions, use a simplified set of addressing modes to allow the user application to effectively manipulate the Data Pointers through register indirect tables.

The Two-Source Operand Prefetch registers must be members of the set, {W8, W9, W10, W11}. For data reads, W8 and W9 are always directed to the X RAGU, and W10 and W11 are always directed to the Y AGU. The Effective Addresses generated (before and after modification) must, therefore, be valid addresses within X Data Space for W8 and W9, and Y Data Space for W10 and W11.

Note: Register Indirect with Register Offset Addressing mode is available only for W9 (in X Data Space) and W11 (in Y Data Space).

In summary, the following addressing modes are supported by the ${\tt MAC}$ class of instructions:

- Register Indirect
- Register Indirect Post-Modified by 2
- Register Indirect Post-Modified by 4
- Register Indirect Post-Modified by 6
- Register Indirect with Register Offset (Indexed)

4.4.5 OTHER INSTRUCTIONS

Besides the addressing modes outlined previously, some instructions use literal constants of various sizes. For example, BRA (Branch) instructions use 16-bit signed literals to specify the Branch destination directly, whereas the DISI instruction uses a 14-bit unsigned literal field. In some instructions, such as ULNK, the source of an operand or result is implied by the opcode itself. Certain operations, such as a NOP, do not have any operands.

dsPIC33EVXXXGM00X/10X FAMILY

FIGURE 6-1: RESET SYSTEM BLOCK DIAGRAM



REGISTER 7-3: INTCON1: INTERRUPT CONTROL REGISTER 1 (CONTINUED)

bit 3	ADDRERR: Address Error Trap Status bit
	1 = Address error trap has occurred
	0 = Address error trap has not occurred
bit 2	STKERR: Stack Error Trap Status bit
	1 = Stack error trap has occurred
	0 = Stack error trap has not occurred
bit 1	OSCFAIL: Oscillator Failure Trap Status bit
	1 = Oscillator failure trap has occurred
	0 = Oscillator failure trap has not occurred
bit 0	Unimplemented: Read as '0'

11.4 Slew Rate Selection

The slew rate selection feature allows the device to have control over the slew rate selection on the required I/O pin which supports this feature. For this purpose, for each I/O port, there are two registers: SR1x and SR0x, which configure the selection of the slew rate. The register outputs are directly connected to the associated I/O pins, which support the slew rate selection function. The SR1x register specifies the MSb and the SR0x register provides the LSb of the 2-bit field that selects the desired slew rate. For example, slew rate selections for PORTA are as follows:

EXAMPLE 11-2: SLEW RATE SELECTIONS FOR PORTA

SR1Ax, SR0Ax = 00 = Fastest Slew rate SR1Ax, SR0Ax = 01 = 4x slower Slew rate SR1Ax, SR0Ax = 10 = 8x slower Slew rate SR1Ax, SR0Ax = 11 = 16x slower Slew rate

11.5 Peripheral Pin Select (PPS)

A major challenge in general purpose devices is providing the largest possible set of peripheral features while minimizing the conflict of features on I/O pins. The challenge is even greater on low pin count devices. In an application where more than one peripheral needs to be assigned to a single pin, inconvenient work arounds in application code, or a complete redesign, may be the only option.

The Peripheral Pin Select (PPS) configuration provides an alternative to these choices by enabling peripheral set selection and their placement on a wide range of I/O pins. By increasing the pinout options available on a particular device, users can better tailor the device to their entire application, rather than trimming the application to fit the device.

The PPS configuration feature operates over a fixed subset of digital I/O pins. Users may independently map the input and/or output of most digital peripherals to any one of these I/O pins. Hardware safeguards are included that prevent accidental or spurious changes to the peripheral mapping after it has been established.

11.5.1 AVAILABLE PINS

The number of available pins is dependent on the particular device and its pin count. Pins that support the PPS feature include the designation, "RPn" or "RPIn", in their full pin designation, where "n" is the remappable pin number. "RP" is used to designate pins that support both remappable input and output functions, while "RPI" indicates pins that support remappable input functions only.

11.5.2 AVAILABLE PERIPHERALS

The peripherals managed by the PPS are all digital only peripherals. These include general serial communications (UART and SPI), general purpose timer clock inputs, timer related peripherals (input capture and output compare) and Interrupt-on-Change (IOC) inputs.

In comparison, some digital only peripheral modules are never included in the PPS feature, because the peripheral's function requires special I/O circuitry on a specific port and cannot be easily connected to multiple pins. These modules include I²C and the PWM. A similar requirement excludes all modules with analog inputs, such as the ADC Converter.

A key difference between the remappable and nonremappable peripherals is that the remappable peripherals are not associated with a default I/O pin. The peripheral must always be assigned to a specific I/O pin before it can be used. In contrast, the non-remappable peripherals are always available on a default pin, assuming that the peripheral is active and not conflicting with another peripheral.

When a remappable peripheral is active on a given I/O pin, it takes priority over all the other digital I/O and digital communication peripherals associated with the pin. Priority is given regardless of the type of peripheral that is mapped. Remappable peripherals never take priority over any analog functions associated with the pin.

11.5.3 CONTROLLING PERIPHERAL PIN SELECT

The PPS features are controlled through two sets of SFRs: one to map the peripheral inputs and the other to map the outputs. Because they are separately controlled, a particular peripheral's input and output (if the peripheral has both) can be placed on any selectable function pin without constraint.

The association of a peripheral to a peripheral-selectable pin is handled in two different ways, depending on whether an input or output is being mapped.

11.5.4 INPUT MAPPING

The inputs of the PPS options are mapped on the basis of the peripheral. That is, a control register associated with a peripheral dictates the pin it will be mapped to. The RPINRx registers are used to configure peripheral input mapping (see Table 11-1 and Register 11-1 through Register 11-17). Each register contains sets of 8-bit fields, with each set associated with one of the remappable peripherals. Programming a given peripheral's bit field with an appropriate 8-bit value maps the RPn pin with the corresponding value to that peripheral. For any given device, the valid range of values for any bit field corresponds to the maximum number of Peripheral Pin Selects supported by the device. For example, Figure 11-2 shows the remappable pin selection for the U1RX input.

FIGURE 11-2: REMAPPABLE INPUT FOR U1RX



11.5.4.1 Virtual Connections

dsPIC33EVXXXGM00X/10X family devices support virtual (internal) connections to the output of the op amp/comparator module (see Figure 25-1 in Section 25.0 "Op Amp/Comparator Module").

These devices provide six virtual output pins (RPV0-RPV5) that correspond to the outputs of six peripheral pin output remapper blocks (RP176-RP181). The six virtual remapper outputs (RP176-RP181) are not connected to actual pins. The six virtual pins may be read by any of the input remappers as inputs, RP176-RP181. These virtual pins can be used to connect the internal peripherals, whose signals are of significant use to the other peripherals, but these output signals are not present on the device pin.

Virtual connections provide a simple way of interperipheral connection without utilizing a physical pin. For example, by setting the FLT1R<7:0> bits of the RPINR12 register to the value of 'b0000001', the output of the analog comparator, C1OUT, will be connected to the PWM Fault 1 input, which allows the analog comparator to trigger PWM Faults without the use of an actual physical pin on the device.

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—		—	—	—	—	—	—
bit 15							bit 8
r							
R-0, HC	R-0, HC	R-0, HC	U-0	U-0	U-0	U-0	R-0
BAD1	BAD2	DMTEVENT	—	—	—	_	WINOPN
bit 7							bit 0
F							_
Legend:		HC = Hardware	Clearable bit				
R = Readable	e bit	W = Writable bi	t	U = Unimple	mented bit, re	ad as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unk	nown
bit 15-8	Unimpleme	nted: Read as '0'					
bit 7	BAD1: Dead	dman Timer Bad S	STEP1<7:0> \	/alue Detect bit	t		
	1 = Incorrect	t STEP1<7:0> val	ue was detect	ted			
	0 = Incorrect	t STEP1<7:0> val	ue was not de	etected			
bit 6	BAD2: Dead	Iman Timer Bad S	STEP2<7:0> \	/alue Detect bit	t		
	1 = Incorrect	t STEP2<7:0> val	ue was detect	ted			
hit E		boodmon Timor		elecieu			
DIL 5		Deauman niner	Eveni bil	ountor ovnirod	or bad STED	1<7.0> or STE	
	⊥ – Deauma was ent	ered prior to coun	iter increment)	OF DAU STEF	1<7.020131E	
	0 = Deadma	an Timer event wa	as not detecte	, d			
bit 4-1	Unimpleme	nted: Read as '0'					
bit 0	WINOPN: D	eadman Timer Cl	ear Window b	it			
	1 = Deadma	n Timer clear win	dow is open				
	0 = Deadma	n Timer clear win	dow is not ope	en			

REGISTER 14-4: DMTSTAT: DEADMAN TIMER STATUS REGISTER

R/W-1	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PENH	PENL	POLH	POLL	PMOD1 ⁽¹⁾	PMOD0 ⁽¹⁾	OVRENH	OVRENL
bit 15						-	bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
OVRDAT1	OVRDAT0	FLTDAT1	FLTDAT0	CLDAT1	CLDAT0	SWAP	OSYNC
bit 7							bit 0
r							
Legend:							
R = Readabl	le bit	W = Writable	bit	U = Unimpler	nented bit, reac	l as '0'	
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15	PENH: PWM: 1 = PWMx mo 0 = GPIO mo	xH Output Pin odule controls dule controls th	Ownership bit the PWMxH p ne PWMxH pir	: in n			
bit 14	PENL: PWM> 1 = PWMx mo 0 = GPIO mo	L Output Pin C odule controls dule controls th	Dwnership bit the PWMxL pi ne PWMxL pir	in า			
bit 13	POLH: PWMx 1 = PWMxH p 0 = PWMxH p	xH Output Pin pin is active-lov pin is active-hig	Polarity bit v gh				
bit 12	POLL: PWM>	L Output Pin F	Polarity bit				
	1 = PWMxL p 0 = PWMxL p	in is active-low in is active-hig	/ h				
bit 11-10	PMOD<1:0>:	PWMx I/O Pin	1 Mode bits ⁽¹⁾				
	11 = Reserve 10 = PWMx // 01 = PWMx // 00 = PWMx //	d; do not use /O pin pair is in /O pin pair is in /O pin pair is in	i the Push-Pul i the Redunda i the Complem	Il Output mode Int Output mode nentary Output	e mode		
bit 9	OVRENH: OV	verride Enable	for PWMxH P	in bit			
	1 = OVRDAT 0 = PWMx ge	1 controls the c nerator contro	output on the I Is the PWMxH	PWMxH pin I pin			
bit 8	OVRENL: Ov	erride Enable	for PWMxL Pi	n bit			
	1 = OVRDAT(0 = PWMx ge	0 controls the c nerator contro	output on the I Is the PWMxL	PWMxL pin . pin			
bit 7-6	OVRDAT<1:0 If OVERENH If OVERENL	 Data for PV 1, PWMxH is 1, PWMxL is 	VMxH, PWMx s driven to the driven to the	L Pins if Overri state specified state specified	de is Enabled b by OVRDAT1. by OVRDAT0.	vits	
bit 5-4	FLTDAT<1:0:	>: Data for PW	MxH and PW	MxL Pins if FL1	MOD is Enable	ed bits	
	If Fault is acting If Fault is acting	ve, PWMxH is ve, PWMxL is	driven to the s driven to the s	state specified state specified I	by FLTDAT1. by FLTDAT0.		
bit 3-2	CLDAT<1:0> If current limit If current limit	: Data for PWN is active, PWN is active, PWN	/IxH and PWM /IxH is driven /IxL is driven t	1xL Pins if CLN to the state spe to the state spe	IOD is Enabled ecified by CLDA ecified by CLDA	bits \T1. T0.	
Note 1. T	hese hits should	not he change	d after the D\A	/My module is (anabled (PTEN	= 1)	

REGISTER 17-13: IOCONx: PWMx I/O CONTROL REGISTER⁽²⁾

Note 1: These bits should not be changed after the PWMx module is enabled (PTEN = 1). **2:** If the PWMI OCK Configuration bit (EDEVOPT<0>) is a '1' the IOCONy register can only be

2: If the PWMLOCK Configuration bit (FDEVOPT<0>) is a '1', the IOCONx register can only be written after the unlock sequence has been executed.

19.2 I²C Control Registers

REGISTER 19-1: I2CxCON1: I2Cx CONTROL REGISTER 1

R/W-0	U-0	R/W-0	R/S-1	R/W-0	R/W-0	R/W-0	R/W-0
I2CEN	_	I2CSIDL	SCLREL ⁽¹⁾	STRICT	A10M	DISSLW	SMEN
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0, HC				
GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN
bit 7							bit 0

Legend:	S = Settable bit	HC = Hardware Clearable b	it	
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15	I2CEN: I2Cx Enable bit (writable from SW only)
	 1 = Enables the I²C module and configures the SDAx and SCLx pins as serial port pins 0 = Disables the I²C module and all I²C pins are controlled by port functions
bit 14	Unimplemented: Read as '0'
bit 13	I2CSIDL: I2Cx Stop in Idle Mode bit
	 1 = Discontinues module operation when the device enters Idle mode 0 = Continues module operation in Idle mode
bit 12	SCLREL: SCLx Release Control bit (I ² C Slave mode only) ⁽¹⁾
	Module resets and (I2CEN = 0) sets SCLREL = 1.
	$\frac{\text{If STREN = 0}}{2}$
	1 = Releases clock
	0 = Forces clock low (clock stretch)
	$\frac{\text{If SIREN = 1:}}{1 - \text{Palasses alook}}$
	$\Omega =$ Holds clock low (clock stretch): user may program this bit to ' Ω ' clock stretch at the next SCI x low
bit 11	STRICT: Strict I ² C Reserved Address Rule Enable bit
bit II	1 = Strict reserved addressing is enforced
	In Slave mode, the device does not respond to reserved address space and addresses falling in that category are NACKed.
	0 = Reserved addressing would be Acknowledged
	In Slave mode, the device will respond to an address falling in the reserved address space. When there is a match with any of the reserved addresses, the device will generate an ACK.
bit 10	A10M: 10-Bit Slave Address Flag bit
	1 = I2CxADD is a 10-bit slave address
	0 = I2CxADD is a 7-bit slave address
bit 9	DISSLW: Slew Rate Control Disable bit
	 1 = Slew rate control is disabled for Standard Speed mode (100 kHz, also disabled for 1 MHz mode) 0 = Slew rate control is enabled for High-Speed mode (400 kHz)
bit 8	SMEN: SMBus Input Levels Enable bit
	 1 = Enables the input logic so thresholds are compliant with the SMBus specification 0 = Disables the SMBus-specific inputs
Note 1:	Automatically cleared to '0' at the beginning of slave transmission; automatically cleared to '0' at the end of slave reception.

2: Automatically cleared to '0' at the beginning of slave transmission.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
ITRIM5	ITRIM4	ITRIM3	ITRIM2	ITRIM1	ITRIM0	IRNG1 ⁽²⁾	IRNG0 ⁽²⁾	
bit 15							bit 8	
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
	—			_	_	—	—	
bit 7							bit 0	
Legend:								
R = Reada	able bit	W = Writable	bit	U = Unimplen	nented bit, read	l as '0'		
-n = Value	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	iown	
	011111 = Ma 011110 = Ma • • • • • • • • • • • • • • • • • • •	aximum positive aximum positive nimum positive ominal current o nimum negative nimum negative aximum negative	change from r change from r change from r output specified change from change from change from	nominal curren nominal current nominal current by IRNG<1:0> nominal curren nominal curren nominal curren	t + 62% t + 60% + 4% + 2% t - 2% t - 2% t - 4% t - 60% nt - 62%			
bit 9-8	IRNG<1:0>: 0 11 = 100 × Ba 10 = 10 × Bas 01 = Base Cu 00 = 1000 × B	Current Source ase Current se Current urrent Level Base Current ⁽¹⁾	Range Select	bits ⁽²⁾				
bit 7-0	Unimplemen	ted: Read as '	0'					
Note 1: 2:	 This current range is not available for use with the internal temperature measurement diode. Refer to the CTMU Current Source Specifications (Table 30-53) in Section 30.0 "Electrical Characteristics" 							

REGISTER 23-3: CTMUICON: CTMU CURRENT CONTROL REGISTER⁽³⁾

for the current range selection values.3: Current sources are not generated when 12-Bit ADC mode is chosen. Current sources are active only when 10-Bit ADC mode is chosen.

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
		—			—	—	ADDMAEN
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
—	—	—	— — DMABL		DMABL2	DMABL1	DMABL0
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable b	bit	U = Unimple	mented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unknown	
bit 15-9	Unimplemen	ted: Read as '0)'				
bit 8	ADDMAEN: A	ADCx DMA Ena	ible bit				
	1 = Conversio	on results are st	ored in the AD	DC1BUF0 regi	ster for transfer	to RAM using	DMA
	0 = Conversio	n results are sto	red in the ADC	1BUF0 throug	h ADC1BUFF re	gisters; DMA v	vill not be used
bit 7-3	Unimplemented: Read as '0'						
bit 2-0	0 DMABL<2:0>: Selects Number of DMA Buffer Locations per Analog Input bits						
	111 = Allocates 128 words of buffer to each analog input						
	110 = Allocates 64 words of buffer to each analog input						
	101 = Allocates 32 words of buffer to each analog input						
	100 = Allocates 16 words of buffer to each analog input						
		es & words of b	uner to each a	analog input			
	010 – Allocates 4 words of buller to each analog input						

REGISTER 24-4: ADxCON4: ADCx CONTROL REGISTER 4

001 = Allocates 2 words of buffer to each analog input

000 = Allocates 1 word of buffer to each analog input

Most instructions are a single word. Certain double-word instructions are designed to provide all the required information in these 48 bits. In the second word, the 8 MSbs are '0's. If this second word is executed as an instruction (by itself), it executes as a NOP.

The double-word instructions execute in two instruction cycles.

Most single-word instructions are executed in a single instruction cycle, unless a conditional test is true, or the Program Counter is changed as a result of the instruction, or a PSV or Table Read is performed. In these cases, the execution takes multiple instruction cycles with the additional instruction cycle(s) executed as a NOP. Certain instructions that involve skipping over the subsequent instruction require either two or three cycles if the skip is performed, depending on whether the instruction being skipped is a single-word or two-word instruction. Moreover, double-word moves require two cycles.

Note: For more details on the instruction set, refer to the *"16-bit MCU and DSC Programmer's Reference Manual"* (DS70157).

Field	Description		
#text	Means literal defined by "text"		
(text)	Means "content of text"		
[text]	Means "the location addressed by text"		
{}	Optional field or operation		
a ∈ {b, c, d}	a is selected from the set of values b, c, d		
<n:m></n:m>	Register bit field		
.b	Byte mode selection		
.d	Double-Word mode selection		
.S	Shadow register select		
.w	Word mode selection (default)		
Acc	One of two accumulators {A, B}		
AWB	Accumulator Write-Back Destination Address register \in {W13, [W13]+ = 2}		
bit4	4-bit bit selection field (used in word-addressed instructions) $\in \{015\}$		
C, DC, N, OV, Z	MCU Status bits: Carry, Digit Carry, Negative, Overflow, Sticky Zero		
Expr	Absolute address, label or expression (resolved by the linker)		
f	File register address ∈ {0x00000x1FFF}		
lit1	1-bit unsigned literal $\in \{0,1\}$		
lit4	4-bit unsigned literal $\in \{015\}$		
lit5	5-bit unsigned literal $\in \{031\}$		
lit8	8-bit unsigned literal \in {0255}		
lit10	10-bit unsigned literal \in {0255} for Byte mode, {0:1023} for Word mode		
lit14	14-bit unsigned literal $\in \{016384\}$		
lit16	16-bit unsigned literal ∈ {065535}		
lit23	23-bit unsigned literal \in {08388608}; LSb must be '0'		
None	Field does not require an entry, can be blank		
OA, OB, SA, SB	DSP Status bits: ACCA Overflow, ACCB Overflow, ACCA Saturate, ACCB Saturate		
PC	Program Counter		
Slit10	10-bit signed literal ∈ {-512511}		
Slit16	16-bit signed literal ∈ {-3276832767}		
Slit6	6-bit signed literal \in {-1616}		
Wb	Base W register ∈ {W0W15}		
Wd	Destination W register \in { Wd, [Wd], [Wd++], [Wd], [++Wd], [Wd] }		
Wdo	Destination W register ∈ { Wnd, [Wnd], [Wnd++], [Wnd], [++Wnd], [Wnd], [Wnd+Wb] }		
Wm Wn	Dividend Divisor Working register pair (Direct Addressing)		

TABLE 28-1: SYMBOLS USED IN OPCODE DESCRIPTIONS

8 85.4 95.4 95.4 95.4 Write C bit to Weshbo 1 1 None 9 Write e, lot 14 Bi Toggle f 1 1 None 9 Write e, lot 14 Bi Toggle Wis 1 1 None 9 Write e, lot 14 Bi Toggle Wis 1 1 None 9 Write e, lot 14 Bi Toggle Wis 1 1 None 1 Trace e, lot 14 Bi Toggle Wis 1 1 None 1 Trace ws, lot 14 Bi Tost Wis Noi Claar 1 1 1 None 1 Trace ws, lot 14 Bi Tost Wis 10 Claar 1 1 2 None 1 Trace ws, lot 14 Bi Tost Wis 10 Claar 1 1 2 1 1 Trace ws, lot 14 Bi Tost Wis 10 Claar 1 1 2 1 Trace ws, lot 14 Bi Tost Wis 10 Claar <	Base Instr #	Assembly Mnemonic	Assembly Syntax Description		# of Words	# of Cycles	Status Flags Affected	
Image: Base is a section of the sectin of the sectin of the section of the section of the section of t	8	BSW	BSW.C Ws,Wb		Write C bit to Ws <wb></wb>	1	1	None
Prime Prim Prime Prime <th< td=""><td></td><td></td><td colspan="2">BSW.Z Ws,Wb</td><td>Write Z bit to Ws<wb></wb></td><td>1</td><td>1</td><td>None</td></th<>			BSW.Z Ws,Wb		Write Z bit to Ws <wb></wb>	1	1	None
image: birst birst is birst is birst is bir for an image: birst is birst is bir for an image: birst is birst is bir for an image:	9	BTG	BTG	f,#bit4	Bit Toggle f	1	1	None
PSC PSC f, bit 4 Bil Test N, Skip / Clear 1 1 1 0 0 11 PTSC Ws R, bit 4 Bil Test Ws, Skip / Clear 1 1 0			BTG	Ws,#bit4	Bit Toggle Ws	1	1	None
Image: biology of the state in th	10	BTSC	BTSC	f,#bit4	Bit Test f, Skip if Clear	1	1 (2 or 3)	None
11 PTSS PTSS F, PD14 Bit Test f, Skip if Set 1 <th1< th=""> <th1< th=""> <th1< th=""></th1<></th1<></th1<>			BTSC	Ws,#bit4	Bit Test Ws, Skip if Clear	1	1 (2 or 3)	None
Image:	11	BTSS	BTSS f, #bit4 Bit Test f, Skip if Set			1	1 (2 or 3)	None
12 PST f, bb14 Bit Test f (1) (1) (1) (1) (1) BTST.C Ws, bb14 Bit Test Ws to C (1) (1) (1) (1) BTST.C Ws, bb144 Bit Test Ws to C (1) (1) (1) (1) BTST.C Ws, bb Bit Test Ws to C (1) (1) (1) (1) BTST.C Ws, bb Bit Test Ws to C, then Set (1) (1) (1) (1) (1) BTSTS.C Ws, bb144 Bit Test Ws to C, then Set (1) (1) (1) (1) (1) BTSTS.C Ws, bb144 Bit Test Ws to C, then Set (1) <td< td=""><td></td><td></td><td>BTSS</td><td>Ws,#bit4</td><td colspan="2">Bit Test Ws, Skip if Set</td><td>1 (2 or 3)</td><td>None</td></td<>			BTSS	Ws,#bit4	Bit Test Ws, Skip if Set		1 (2 or 3)	None
карт. с. wa, bit.4 Bit Test We to C 1 1 C BTST. 2 Wa, Wb 12 Bit Test We to Z 1 1 C BTST. 2 Wa, Wb Bit Test We v/Wb to C 1 1 C BTST. 2 Wa, Wb Bit Test We v/Wb to Z 1 1 Z BTST. 2 Wa, Wb Bit Test We v/Wb to Z 1 1 Z BTST. 2 Wa, Bb14 Bit Test We v/Wb to Z, then Set 1 1 Z BTST. 5 Wa, Bb14 Bit Test We to Z, then Set 1 4 SFA CALL Wa Bit Test We to Z, then Set 1 4 SFA CALL Wa BD14 Bit Test We to Z, then Set 1 4 SFA CALL Wa Bit Test We to Z, then Set 1 4 SFA CALL Wa Bit Test We to Z, then Set 1 4 SFA CALL Wa CALL Wa Call Indirect subroutine (long address) 1 None	12	BTST	BTST	f,#bit4	Bit Test f	1	1	Z
нева нева <th< td=""><td></td><td></td><td>BTST.C</td><td>Ws,#bit4</td><td>Bit Test Ws to C</td><td>1</td><td>1</td><td>С</td></th<>			BTST.C	Ws,#bit4	Bit Test Ws to C	1	1	С
Process <			BTST.Z	Ws,#bit4	Bit Test Ws to Z	1	1	Z
Image: bit start is the start is t			BTST.C	Ws,Wb	Bit Test Ws <wb> to C</wb>	1	1	С
13 Firsts f. bit 4 Bit Test the Self 1 1 1 2 13 Firsts 2. Wa, Bbit 4 Bit Test Ws to C, then Set 1 1 1 2 14 Firsts 2. Wa, Bbit 4 Bit Test Ws to Z, then Set 1 1 2 44 SFA 15 CALL Win Concord Call indirect subroutine 1 4 SFA 15 CALL Win Concord Call indirect subroutine (long address) 1 4 SFA 15 CLR CLR F. Concord F. Concord 1 4 SFA 16 CLR WREC Call indirect subroutine (long address) 1 1 None 17 CLR WREC WREC WREC None 1 1 NZ 18 CLR CLR N. Concord F. REC WREC None 1 1 NZ 17 COM F. MERC Call WREC Call Wachdon WREC 1			BTST.Z	Ws,Wb	Bit Test Ws <wb> to Z</wb>	1	1	Z
Image: bit for the set of the se	13	BTSTS	BTSTS	f,#bit4	Bit Test then Set f	1	1	Z
			BTSTS.C	Ws,#bit4	Bit Test Ws to C, then Set	1	1	С
14 CALL 11 L 23 Call subroutine 2 4 SFA CALL Wn Call indirect subroutine (long address) 1 4 SFA CALL Wn Call indirect subroutine (long address) 1 4 SFA 15 CLR WREG WREG WREG WREG 1 1 None 16 CLR WREG WREG WREG MO000 1 1 1 None 17 CLR WREG WREG WREG 1 1 None 18 CLRWD CLRWD Kerg WREG 1 1 No 16 CLRWD CLRWD Clear Watchog Timer 1 1 NZ 17 MA f.WREG MREG WREG 1 1 NZ 18 CP f.WREG M.WA WREG Compare WithWREG 1 1 1 CDC.NOVZ 18 CP W.Hits Compare W			BTSTS.Z	Ws,#bit4	Bit Test Ws to Z, then Set	1	1	Z
Image: brack brake brak brak brack brack brack brack brack brack brack brack b	14	CALL	CALL	lit23	Call subroutine	2	4	SFA
Image: constraint of the state of			CALL	Wn	Call indirect subroutine	1	4	SFA
15 CLR f f 0x000 1 1 None CLR WREG WREG WREG WREG 0x000 1 1 None CLR Wa Wa Wa<0x000			CALL.L	Wn	Call indirect subroutine (long address)	1	4	SFA
Kin Kin <td>15</td> <td>CLR</td> <td>CLR</td> <td>f</td> <td>f = 0x0000</td> <td>1</td> <td>1</td> <td>None</td>	15	CLR	CLR	f	f = 0x0000	1	1	None
LR VS WS WS WS WS MS			CLR	WREG	WREG = 0x0000	1	1	None
CLR Acc, Wx, Wxd, Wy, Wyd, AWB Clear Accumulator 1 1 0A, OB, SA, SB 16 CLRWDT CLRWDT CLRWDT CLRWDT 1 1 WDTO, Sleep 17 CM f. WREG f. F. f. 1 1 N.Z. 17 CM f. WREG WREG = f 1 1 N.Z. 18 CM f. WREG Compare f. WREG 1 1 N.Z. 18 CP f. f. W.BG Compare f. With WREG 1 1 N.Z. 18 CP f. W.S. HILE Compare f. With WREG 1 1 C.D.C.N.OVZ 19 CP W.S. HILE Compare f. With WS (WD-WS) 1 1 C.D.C.N.OVZ 19 CP W.S. HILE Compare Ws with 0x0000 1 1 C.D.C.N.OVZ 10 CP W.S. HILE Compare Ws with WS. With Borrow 1 1 C.D.C.N.OVZ 11 CPS F Comoser Ws with WS. With Borrow </td <td></td> <td></td> <td>CLR</td> <td>Ws</td> <td>Ws = 0x0000</td> <td>1</td> <td>1</td> <td>None</td>			CLR	Ws	Ws = 0x0000	1	1	None
16 CLRWDT CLRWDT CLRWDT Clear Watchdog Timer 1 1 WDTO, Sleep 17 COM f			CLR	Acc,Wx,Wxd,Wy,Wyd,AWB	Clear Accumulator	1	1	OA,OB,SA, SB
17 COM f f f f f f n n n n 10 f, WREG WREG WREG 1 1 NZ NZ 10 f, WREG WREG WREG 1 1 NZ NZ 11 f, WREG WREG 1 1 NZ NZ 11 f, WREG WREG 1 1 NZ NZ 11 f, WREG WREG 1 1 NZ NZ 11 f CP f Compare fwith WREG 1 1 CDC, NO, VZ 11 f MZ CP f Compare fwith WREG, with Wrech Wrec	16	CLRWDT	CLRWDT Clear Watchdog Timer		1	1	WDTO,Sleep	
com f, WREG WREG = $\bar{1}$ 1 1 N,Z CM W, Wd Wd = Ws 1 1 N,Z 18 CP f Compare f with WREG 1 1 N,Z 18 CP f Compare f with WREG 1 1 CDC,N,O,Z 19 CP Wb, #11£8 Compare Wb with It8 1 1 CDC,N,O,Z 19 CP F Compare Wb with WS (Wb – Ws) 1 1 CDC,N,O,Z 19 CP0 f Compare Wb with WS (Wb – Ws) 1 1 CDC,N,O,Z 19 CP0 f Compare Wb with WS (Wb – Ws) 1 1 CDC,N,O,Z 10 CP0 Ms Compare Wb with WS (Wb – Ws) 1 1 CDC,N,O,Z 20 CPB f Compare Wb with WS (Wb HB orow 1 1 CD,N,O,Z 21 CPB Mb, #11£8 Compare Wb with Wn,S with Borrow 1 1 No CD,N,O,Z 21	17	COM	COM	f	$f = \overline{f}$	1	1	N,Z
$ \begin{array}{ c c c c c c } \hline \begin{tabular}{ c c c c } \hline \end{tabular} & \begin{tabular}{ c c c c } \hline \end{tabular} & \begin{tabular}{ c c c c c } \hline \end{tabular} & \begin{tabular}{ c c c c c } \hline \end{tabular} & \begin{tabular}{ c c c c c } \hline \end{tabular} & \begin{tabular}{ c c c c c c } \hline \end{tabular} & \begin{tabular}{ c c c c c c } \hline \end{tabular} & \begin{tabular}{ c c c c c } \hline \end{tabular} & \begin{tabular}{ c c c c c } \hline \end{tabular} & \begin{tabular}{ c c c c c c c } \hline \end{tabular} & \begin{tabular}{ c c c c c c } \hline \end{tabular} & \begin{tabular}{ c c c c c c c c c c c c c c c c c c c$			COM	f,WREG	WREG = f	1	1	N,Z
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$			COM	Ws,Wd	$Wd = \overline{Ws}$	1	1	N,Z
$ \frac{(p)}{p} + p + p + p + p + p + p + p + p + p +$	18	CP	CP	f	Compare f with WREG	1	1	C,DC,N,OV,Z
$ \begin{array}{ c c c c } \hline \end{picture} \hline picture$			CP	Wb,#lit8	Compare Wb with lit8	1	1	C,DC,N,OV,Z
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$			CP	Wb,Ws	Compare Wb with Ws (Wb – Ws)	1	1	C,DC,N,OV,Z
$ \begin{array}{ c c c c c } \hline \begin{tabular}{ c c c c } \hline \end{tabular} \hline \end{tabular}$	19	CP0	CP0	f	Compare f with 0x0000	1	1	C,DC,N,OV,Z
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			CP0	Ws	Compare Ws with 0x0000	1	1	C,DC,N,OV,Z
$\frac{\text{CPB} \text{Wb}, \# \text{lit8}}{\text{CPB} \text{Wb}, \# \text{lit8}} \\ \frac{\text{CPB} \text{Wb}, \# \text{lit8}}{\text{CPB} \text{Wb}, \text{Ws}} \\ \frac{\text{CPB} \text{Wb}, \text{Ws}}{\text{CPB} \text{Wb}, \text{Ws}} \\ \frac{\text{CPB} \text{Wb}, \text{Ws}}{\text{CPB} \text{Wb}, \text{Ws}} \\ \frac{\text{CPSEQ} \text{CPSEQ} \text{Wb}, \text{Wn} \\ \frac{\text{CPSEQ} \text{CPSEQ} \text{Wb}, \text{Wn}, \text{Expr}}{\text{Compare Wb with Wn, skip if = 1} \\ \frac{1}{2 \text{ or } 3} \\ \frac{1}{2 $	20	CPB	CPB	f	Compare f with WREG, with Borrow	1	1	C,DC,N,OV,Z
CPBWb, WsCompare Wb with Ws, with Borrow (Wb - Ws - C)11C,DC,N,OV,Z21CPSEQCPSEQWb, WnCompare Wb with Wn, skip if =111None21CPBEQCPBEQWb, Wn, ExprCompare Wb with Wn, skip if =111None22CPGTCPBGTWb, Wn, ExprCompare Wb with Wn, branch if =111None23CPGTCPBGTWb, Wn, ExprCompare Wb with Wn, branch if >11None23CPSLTCPBGTWb, Wn, ExprCompare Wb with Wn, branch if <			CPB	Wb,#lit8	Compare Wb with lit8, with Borrow	1	1	C,DC,N,OV,Z
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $			CPB	Wb,Ws	Compare Wb <u>w</u> ith Ws, with Borrow (Wb – Ws – C)	1	1	C,DC,N,OV,Z
$ \begin{array}{ c c c c c c } \hline \begin{tabular}{ c c c c c } \hline \end{tabular} & tabu$	21	CPSEQ	CPSEQ	Wb,Wn	Compare Wb with Wn, skip if =	1	1 (2 or 3)	None
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		CPBEQ	CPBEQ	Wb,Wn,Expr	Compare Wb with Wn, branch if =	1	1 (5)	None
CPBGT CPBGT Wb, Wn, Expr Compare Wb with Wn, branch if > 1 1 (5) None 23 CPSLT CPSLT Wb, Wn, Expr Compare Wb with Wn, skip if <	22	CPSGT	CPSGT	Wb,Wn	Compare Wb with Wn, skip if >	1	1 (2 or 3)	None
23 CPSLT CPSLT Wb, Wn Compare Wb with Wn, skip if <		CPBGT	CPBGT	Wb, Wn, Expr	Compare Wb with Wn, branch if >	1	1 (5)	None
CPBLT CPBLT Wb, Wn, Expr Compare Wb with Wn, branch if < 1 1 (5) None 24 CPSNE CPSNE Wb, Wn Compare Wb with Wn, skip if ≠ 1 1 (2 or 3) None CPBNE CPBNE Wb, Wn, Expr Compare Wb with Wn, branch if ≠ 1 1 (5) None	23	CPSLT	CPSLT	Wb,Wn	Compare Wb with Wn, skip if <	1	1 (2 or 3)	None
24 CPSNE CPSNE Wb, Wn Compare Wb with Wn, skip if ≠ 1 1 1 1 1 1 1 1 1 1 1 1 0 None CPBNE CPBNE Wb, Wn, Expr Compare Wb with Wn, branch if ≠ 1 1 1 5 None		CPBLT	CPBLT	Wb,Wn,Expr	Compare Wb with Wn, branch if <	1	1 (5)	None
CPBNE CPBNE Wb , Wn , Expr Compare Wb with Wn, branch if ≠ 1 1 (5) None	24	CPSNE	CPSNE	Wb,Wn	Compare Wb with Wn, skip if ≠	1	1 (2 or 3)	None
	L	CPBNE	CPBNE	Wb, Wn, Expr	Compare Wb with Wn, branch if \neq	1	1 (5)	None

TABLE 28-2: INSTRUCTION SET OVERVIEW (CONTINUED)

Note: Read and Read-Modify-Write (e.g., bit operations and logical operations) on non-CPU SFRs incur an additional instruction cycle.



FIGURE 30-27: SPI1 SLAVE MODE (FULL-DUPLEX, CKE = 0, CKP = 0, SMP = 0) TIMING CHARACTERISTICS

АС СНА	RACTERI	STICS		$\begin{array}{l} \mbox{Standard Operating Conditions: 4.5V to 5.5V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$			
Param. No.	Symbol	Characteristic ⁽³⁾		Min.	Max.	Units	Conditions
IS10	TLO:SCL	Clock Low Time	100 kHz mode	4.7	_	μS	
			400 kHz mode	1.3	_	μS	
			1 MHz mode ⁽¹⁾	0.5	_	μS	
IS11	THI:SCL	Clock High Time	100 kHz mode	4.0	—	μS	Device must operate at a minimum of 1.5 MHz
			400 kHz mode	0.6	_	μS	Device must operate at a minimum of 10 MHz
			1 MHz mode ⁽¹⁾	0.5	—	μS	
IS20	TF:SCL	SDAx and SCLx	100 kHz mode	—	300	ns	CB is specified to be from
		Fall Time	400 kHz mode	20 + 0.1 Св	300	ns	10 to 400 pF
			1 MHz mode ⁽¹⁾	—	100	ns	
IS21	TR:SCL	SDAx and SCLx	100 kHz mode	—	1000	ns	CB is specified to be from
		Rise Time	400 kHz mode	20 + 0.1 Св	300	ns	10 to 400 pF
			1 MHz mode ⁽¹⁾		300	ns	
IS25	TSU:DAT	Data Input Setup Time	100 kHz mode	250	—	ns	
			400 kHz mode	100	—	ns	
			1 MHz mode ⁽¹⁾	100	—	ns	
IS26	THD:DAT	Data Input Hold Time	100 kHz mode	0	—	μS	
			400 kHz mode	0	0.9	μS	
			1 MHz mode ⁽¹⁾	0	0.3	μS	
IS30	TSU:STA	Start Condition	100 kHz mode	4.7	—	μS	Only relevant for Repeated
		Setup Time	400 kHz mode	0.6	—	μS	Start condition
			1 MHz mode ⁽¹⁾	0.25	—	μS	
IS31	THD:STA	Start Condition	100 kHz mode	4.0	—	μS	After this period, the first
		Hold Time	400 kHz mode	0.6	—	μS	clock pulse is generated
			1 MHz mode ⁽¹⁾	0.25	—	μS	
IS33	Tsu:sto	Stop Condition	100 kHz mode	4.7	—	μS	
		Setup Time	400 kHz mode	0.6	—	μS	
			1 MHz mode ⁽¹⁾	0.6	—	μS	
IS34	THD:STO	Stop Condition	100 kHz mode	4	—	μS	
		Hold Time	400 kHz mode	0.6	—	μS	
			1 MHz mode ⁽¹⁾	0.25		μS	
IS40	TAA:SCL	Output Valid	100 kHz mode	0	3500	ns	
			400 kHz mode	0	1000	ns	
			1 MHz mode ⁽¹⁾	0	350	ns	
IS45	TBF:SDA	Bus Free Time	100 kHz mode	4.7		μS	Time the bus must be free
			400 kHz mode	1.3		μS	
1050			1 MHz mode()	0.5	—	μ S _	
1850	Св	Bus Capacitive Lo	ading		400	pF	
IS51	TPGD	Pulse Gobbler De	65	390	ns	See Note 2	

Note 1: Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).

2: The typical value for this parameter is 130 ns.

3: These parameters are characterized but not tested in manufacturing.

28-Lead Plastic Quad Flat, No Lead Package (MM) - 6x6x0.9mm Body [QFN-S] With 0.40 mm Terminal Length

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-124C Sheet 1 of 2

64-Lead Very Thin Plastic Quad Flat, No Lead Package (MR) – 9x9x0.9 mm Body [VQFN] With 7.15 x 7.15 Exposed Pad [Also called QFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-149D [MR] Sheet 1 of 2