

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFl

| Product Status             | Active  |
|----------------------------|---|
| Core Processor             | dsPIC   |
| Core Size                  | 16-Bit  |
| Speed                      | 70 MIPs   |
| Connectivity               | I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART                                   |
| Peripherals                | Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, WDT                     |
| Number of I/O              | 53  |
| Program Memory Size        | 128KB (43K x 24)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | -   |
| RAM Size                   | 8K x 8  |
| Voltage - Supply (Vcc/Vdd) | 4.5V ~ 5.5V   |
| Data Converters            | A/D 36x10/12b   |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 85°C (TA)   |
| Mounting Type              | Surface Mount   |
| Package / Case             | 64-VFQFN Exposed Pad  |
| Supplier Device Package    | 64-VQFN (9x9)   |
| Purchase URL               | https://www.e-xfl.com/product-detail/microchip-technology/dspic33ev128gm006t-i-mr |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

NOTES:

## 4.2.5 X AND Y DATA SPACES

The dsPIC33EVXXXGM00X/10X family core has two Data Spaces: X and Y. These Data Spaces can be considered either separate (for some DSP instructions) or as one unified, linear address range (for MCU instructions). The Data Spaces are accessed using two Address Generation Units (AGUs) and separate data paths. This feature allows certain instructions to concurrently fetch two words from RAM, thereby enabling efficient execution of DSP algorithms, such as Finite Impulse Response (FIR) filtering and Fast Fourier Transform (FFT).

The X DS is used by all instructions and supports all addressing modes. The X DS has separate read and write data buses. The X read data bus is the read data path for all instructions that view the DS as combined X and Y address space. It is also the X data prefetch path for the dual operand DSP instructions (MAC class). The Y DS is used in concert with the X DS by the MAC class of instructions (CLR, ED, EDAC, MAC, MOVSAC, MPY, MPY.N and MSC) to provide two concurrent data read paths.

Both the X and Y Data Spaces support Modulo Addressing mode for all instructions, subject to addressing mode restrictions. Bit-Reversed Addressing mode is only supported for writes to the X Data Space.

All data memory writes, including in DSP instructions, view Data Space as combined X and Y address space. The boundary between the X and Y Data Spaces is device-dependent and is not user-programmable.

## TABLE 4-25: OP AMP/COMPARATOR REGISTER MAP

| SFR<br>Name      | Addr. | Bit 15 | Bit 14               | Bit 13 | Bit 12 | Bit 11   | Bit 10   | Bit 9    | Bit 8    | Bit 7    | Bit 6    | Bit 5    | Bit 4    | Bit 3    | Bit 2    | Bit 1    | Bit 0    | All<br>Resets |
|------------------|-------|--------|----------------------|--------|--------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|---------------|
| CMSTAT           | 0A80  | PSIDL  |                      | _      | C5EVT  | C4EVT    | C3EVT    | C2EVT    | C1EVT    | _        |          | _        | C5OUT    | C4OUT    | C3OUT    | C2OUT    | C1OUT    | 0000          |
| CVR1CON          | 0A82  | CVREN  | CVROE                | _      | _      | CVRSS    | VREFSEL  | _        | —        | _        | CVR6     | CVR5     | CVR4     | CVR3     | CVR2     | CVR1     | CVR0     | 0000          |
| CM1CON           | 0A84  | CON    | COE                  | CPOL   | _      | _        | OPAEN    | CEVT     | COUT     | EVPOL1   | EVPOL0   | _        | CREF     | _        | _        | CCH1     | CCH0     | 0000          |
| CM1MSKSRC        | 0A86  | —      | _                    | _      | _      | SELSRCC3 | SELSRCC2 | SELSRCC1 | SELSRCC0 | SELSRCB3 | SELSRCB2 | SELSRCB1 | SELSRCB0 | SELSRCA3 | SELSRCA2 | SELSRCA1 | SELSRCA0 | 0000          |
| CM1MSKCON        | 0A88  | HLMS   | _                    | OCEN   | OCNEN  | OBEN     | OBNEN    | OAEN     | OANEN    | NAGS     | PAGS     | ACEN     | ACNEN    | ABEN     | ABNEN    | AAEN     | AANEN    | 0000          |
| CM1FLTR          | 0A8A  | —      | _                    | _      | _      | _        | _        | _        | _        | _        | CFSEL2   | CFSEL1   | CFSEL0   | CFLTREN  | CFDIV2   | CFDIV1   | CFDIV0   | 0000          |
| CM2CON           | 0A8C  | CON    | COE                  | CPOL   | _      | _        | OPAEN    | CEVT     | COUT     | EVPOL1   | EVPOL0   | _        | CREF     | _        | _        | CCH1     | CCH0     | 0000          |
| CM2MSKSRC        | 0A8E  | —      | _                    | _      | _      | SELSRCC3 | SELSRCC2 | SELSRCC1 | SELSRCC0 | SELSRCB3 | SELSRCB2 | SELSRCB1 | SELSRCB0 | SELSRCA3 | SELSRCA2 | SELSRCA1 | SELSRCA0 | 0000          |
| CM2MSKCON        | 0A90  | HLMS   | _                    | OCEN   | OCNEN  | OBEN     | OBNEN    | OAEN     | OANEN    | NAGS     | PAGS     | ACEN     | ACNEN    | ABEN     | ABNEN    | AAEN     | AANEN    | 0000          |
| CM2FLTR          | 0A92  |        | —                    |        |        | _        | _        | —        |          |          | CFSEL2   | CFSEL1   | CFSEL0   | CFLTREN  | CFDIV2   | CFDIV1   | CFDIV0   | 0000          |
| CM3CON           | 0A94  | CON    | COE                  | CPOL   | l      | _        | OPAEN    | CEVT     | COUT     | EVPOL1   | EVPOL0   | —        | CREF     |          |          | CCH1     | CCH0     | 0000          |
| <b>CM3MSKSRC</b> | 0A96  |        | _                    |        | l      | SELSRCC3 | SELSRCC2 | SELSRCC1 | SELSRCC0 | SELSRCB3 | SELSRCB2 | SELSRCB1 | SELSRCB0 | SELSRCA3 | SELSRCA2 | SELSRCA1 | SELSRCA0 | 0000          |
| <b>CM3MSKCON</b> | 0A98  | HLMS   | _                    | OCEN   | OCNEN  | OBEN     | OBNEN    | OAEN     | OANEN    | NAGS     | PAGS     | ACEN     | ACNEN    | ABEN     | ABNEN    | AAEN     | AANEN    | 0000          |
| CM3FLTR          | 0A9A  |        | _                    |        | l      | _        |          | —        |          |          | CFSEL2   | CFSEL1   | CFSEL0   | CFLTREN  | CFDIV2   | CFDIV1   | CFDIV0   | 0000          |
| CM4CON           | 0A9C  | CON    | COE                  | CPOL   | l      | _        |          | CEVT     | COUT     | EVPOL1   | EVPOL0   | —        | CREF     |          |          | CCH1     | CCH0     | 0000          |
| CM4MSKSRC        | 0A9E  |        | _                    |        | l      | SELSRCC3 | SELSRCC2 | SELSRCC1 | SELSRCC0 | SELSRCB3 | SELSRCB2 | SELSRCB1 | SELSRCB0 | SELSRCA3 | SELSRCA2 | SELSRCA1 | SELSRCA0 | 0000          |
| CM4MSKCON        | 0AA0  | HLMS   | _                    | OCEN   | OCNEN  | OBEN     | OBNEN    | OAEN     | OANEN    | NAGS     | PAGS     | ACEN     | ACNEN    | ABEN     | ABNEN    | AAEN     | AANEN    | 0000          |
| CM4FLTR          | 0AA2  |        | _                    |        | l      | _        |          | —        |          |          | CFSEL2   | CFSEL1   | CFSEL0   | CFLTREN  | CFDIV2   | CFDIV1   | CFDIV0   | 0000          |
| CM5CON           | 0AA4  | CON    | COE                  | CPOL   | l      | _        | OPAEN    | CEVT     | COUT     | EVPOL1   | EVPOL0   | —        | CREF     |          |          | CCH1     | CCH0     | 0000          |
| CM5MSKSRC        | 0AA6  |        | —                    |        | _      | SELSRCC3 | SELSRCC2 | SELSRCC1 | SELSRCC0 | SELSRCB3 | SELSRCB2 | SELSRCB1 | SELSRCB0 | SELSRCA3 | SELSRCA2 | SELSRCA1 | SELSRCA0 | 0000          |
| CM5MSKCON        | 0AA8  | HLMS   | _                    | OCEN   | OCNEN  | OBEN     | OBNEN    | OAEN     | OANEN    | NAGS     | PAGS     | ACEN     | ACNEN    | ABEN     | ABNEN    | AAEN     | AANEN    | 0000          |
| CM5FLTR          | 0AAA  | _      | —                    | —      | _      | —        | _        | —        | _        | _        | CFSEL2   | CFSEL1   | CFSEL0   | CFLTREN  | CFDIV2   | CFDIV1   | CFDIV0   | 0000          |
| CVR2CON          | 0AB4  | CVREN  | CVROE <sup>(1)</sup> | _      | _      | CVRSS    | VREFSEL  | —        | _        | _        | CVR6     | CVR5     | CVR4     | CVR3     | CVR2     | CVR1     | CVR0     | 0000          |

**Legend:** — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: CVROE (CVR2CON<14>) is not available on 28-pin devices.

## 4.3.4 SOFTWARE STACK

The W15 register serves as a dedicated Software Stack Pointer (SSP) and is automatically modified by exception processing, subroutine calls and returns; however, W15 can be referenced by any instruction in the same manner as all other W registers. This simplifies reading, writing and manipulating the SSP (for example, creating stack frames).

| Note: | To protect against misaligned      | stack |
|-------|------------------------------------|-------|
|       | accesses, W15<0> is fixed to '0' b | y the |
|       | hardware.                          |       |

W15 is initialized to 0x1000 during all Resets. This address ensures that the SSP points to valid RAM in all dsPIC33EVXXXGM00X/10X family devices and permits stack availability for non-maskable trap exceptions. These can occur before the SSP is initialized by the user software. You can reprogram the SSP during initialization to any location within the Data Space.

The SSP always points to the first available free word and fills the software stack, working from lower toward higher addresses. Figure 4-14 illustrates how it predecrements for a stack pop (read) and post-increments for a stack push (writes).

When the PC is pushed onto the stack, PC<15:0> are pushed onto the first available stack word, then PC<22:16> are pushed into the second available stack location. For a PC push during any CALL instruction, the MSB of the PC is zero-extended before the push, as shown in Figure 4-14. During exception processing, the MSB of the PC is concatenated with the lower 8 bits of the CPU STATUS Register (SR). This allows the contents of SRL to be preserved automatically during interrupt processing.

- Note 1: To maintain system SSP (W15) coherency, W15 is never subject to (EDS) paging, and is therefore, restricted to an address range of 0x0000 to 0xFFFF. The same applies to the W14 when used as a Stack Frame Pointer (SFA = 1).
  - 2: As the stack can be placed in, and can access X and Y spaces, care must be taken regarding its use, particularly with regard to local automatic variables in a 'C' development environment.

#### FIGURE 4-14:

#### CALL STACK FRAME



## 4.4 Instruction Addressing Modes

The addressing modes shown in Table 4-45 form the basis of the addressing modes optimized to support the specific features of the individual instructions. The addressing modes provided in the MAC class of instructions differ from those in the other instruction types.

## 4.4.1 FILE REGISTER INSTRUCTIONS

Most file register instructions use a 13-bit address field (f) to directly address data present in the first 8192 bytes of data memory (Near Data Space). Most file register instructions employ a Working register, W0, which is denoted as WREG in these instructions. The destination is typically either the same file register or WREG (with the exception of the MUL instruction), which writes the result to a register or register pair. The MOV instruction allows additional flexibility and can access the entire Data Space.

## 4.4.2 MCU INSTRUCTIONS

The three-operand MCU instructions are of the form:

Operand 3 = Operand 1 <function> Operand 2

where, Operand 1 is always a Working register (that is, the addressing mode can only be Register Direct), which is referred to as Wb. Operand 2 can be a W register fetched from data memory or a 5-bit literal. The result location can be either a W register or a data memory location. The following addressing modes are supported by MCU instructions:

- Register Direct
- Register Indirect
- · Register Indirect Post-Modified
- Register Indirect Pre-Modified
- 5-Bit or 10-Bit Literal
- Note: Not all instructions support all of the addressing modes given above. Individual instructions can support different subsets of these addressing modes.

# dsPIC33EVXXXGM00X/10X FAMILY

## FIGURE 6-1: RESET SYSTEM BLOCK DIAGRAM



## 11.4 Slew Rate Selection

The slew rate selection feature allows the device to have control over the slew rate selection on the required I/O pin which supports this feature. For this purpose, for each I/O port, there are two registers: SR1x and SR0x, which configure the selection of the slew rate. The register outputs are directly connected to the associated I/O pins, which support the slew rate selection function. The SR1x register specifies the MSb and the SR0x register provides the LSb of the 2-bit field that selects the desired slew rate. For example, slew rate selections for PORTA are as follows:

#### EXAMPLE 11-2: SLEW RATE SELECTIONS FOR PORTA

SR1Ax, SR0Ax = 00 = Fastest Slew rate SR1Ax, SR0Ax = 01 = 4x slower Slew rate SR1Ax, SR0Ax = 10 = 8x slower Slew rate SR1Ax, SR0Ax = 11 = 16x slower Slew rate

## 11.5 Peripheral Pin Select (PPS)

A major challenge in general purpose devices is providing the largest possible set of peripheral features while minimizing the conflict of features on I/O pins. The challenge is even greater on low pin count devices. In an application where more than one peripheral needs to be assigned to a single pin, inconvenient work arounds in application code, or a complete redesign, may be the only option.

The Peripheral Pin Select (PPS) configuration provides an alternative to these choices by enabling peripheral set selection and their placement on a wide range of I/O pins. By increasing the pinout options available on a particular device, users can better tailor the device to their entire application, rather than trimming the application to fit the device.

The PPS configuration feature operates over a fixed subset of digital I/O pins. Users may independently map the input and/or output of most digital peripherals to any one of these I/O pins. Hardware safeguards are included that prevent accidental or spurious changes to the peripheral mapping after it has been established.

## 11.5.1 AVAILABLE PINS

The number of available pins is dependent on the particular device and its pin count. Pins that support the PPS feature include the designation, "RPn" or "RPIn", in their full pin designation, where "n" is the remappable pin number. "RP" is used to designate pins that support both remappable input and output functions, while "RPI" indicates pins that support remappable input functions only.

## 11.5.2 AVAILABLE PERIPHERALS

The peripherals managed by the PPS are all digital only peripherals. These include general serial communications (UART and SPI), general purpose timer clock inputs, timer related peripherals (input capture and output compare) and Interrupt-on-Change (IOC) inputs.

In comparison, some digital only peripheral modules are never included in the PPS feature, because the peripheral's function requires special I/O circuitry on a specific port and cannot be easily connected to multiple pins. These modules include I<sup>2</sup>C and the PWM. A similar requirement excludes all modules with analog inputs, such as the ADC Converter.

A key difference between the remappable and nonremappable peripherals is that the remappable peripherals are not associated with a default I/O pin. The peripheral must always be assigned to a specific I/O pin before it can be used. In contrast, the non-remappable peripherals are always available on a default pin, assuming that the peripheral is active and not conflicting with another peripheral.

When a remappable peripheral is active on a given I/O pin, it takes priority over all the other digital I/O and digital communication peripherals associated with the pin. Priority is given regardless of the type of peripheral that is mapped. Remappable peripherals never take priority over any analog functions associated with the pin.

#### 11.5.3 CONTROLLING PERIPHERAL PIN SELECT

The PPS features are controlled through two sets of SFRs: one to map the peripheral inputs and the other to map the outputs. Because they are separately controlled, a particular peripheral's input and output (if the peripheral has both) can be placed on any selectable function pin without constraint.

The association of a peripheral to a peripheral-selectable pin is handled in two different ways, depending on whether an input or output is being mapped.

## 11.5.4 INPUT MAPPING

The inputs of the PPS options are mapped on the basis of the peripheral. That is, a control register associated with a peripheral dictates the pin it will be mapped to. The RPINRx registers are used to configure peripheral input mapping (see Table 11-1 and Register 11-1 through Register 11-17). Each register contains sets of 8-bit fields, with each set associated with one of the remappable peripherals. Programming a given peripheral's bit field with an appropriate 8-bit value maps the RPn pin with the corresponding value to that peripheral. For any given device, the valid range of values for any bit field corresponds to the maximum number of Peripheral Pin Selects supported by the device.

## 11.8 Peripheral Pin Select Registers

| R/W-0  | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|--------|-------|-------|-------|-------|-------|-------|-------|
|        |       |       | INT1F | <7:0> |       |       |       |
| bit 15 |       |       |       |       |       |       | bit 8 |
|        |       |       |       |       |       |       |       |
| U-0    | U-0   | U-0   | U-0   | U-0   | U-0   | U-0   | U-0   |
| —      | —     | —     | _     | —     | —     | —     | —     |
| bit 7  |       | •     |       |       |       |       | bit 0 |
|        |       |       |       |       |       |       |       |

#### REGISTER 11-1: RPINR0: PERIPHERAL PIN SELECT INPUT REGISTER 0

| Legend:           |                  |                             |                    |
|-------------------|------------------|-----------------------------|--------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit, read | <b>i as</b> '0'    |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared        | x = Bit is unknown |

## REGISTER 11-2: RPINR1: PERIPHERAL PIN SELECT INPUT REGISTER 1

| U-0             | U-0                           | U-0                                  | U-0                               | U-0                                | U-0             | U-0                | U-0   |  |  |
|-----------------|-------------------------------|--------------------------------------|-----------------------------------|------------------------------------|-----------------|--------------------|-------|--|--|
|                 |                               | _                                    | —                                 |                                    | —               | —                  | _     |  |  |
| bit 15          |                               |                                      |                                   |                                    |                 |                    | bit 8 |  |  |
|                 |                               |                                      |                                   |                                    |                 |                    |       |  |  |
| R/W-0           | R/W-0                         | R/W-0                                | R/W-0                             | R/W-0                              | R/W-0           | R/W-0              | R/W-0 |  |  |
|                 |                               |                                      | INT2F                             | R<7:0>                             |                 |                    |       |  |  |
| bit 7           |                               |                                      |                                   |                                    |                 |                    | bit 0 |  |  |
|                 |                               |                                      |                                   |                                    |                 |                    |       |  |  |
| Legend:         |                               |                                      |                                   |                                    |                 |                    |       |  |  |
| R = Readable    | bit                           | W = Writable bit                     |                                   | U = Unimplemented bit, read as '0' |                 |                    |       |  |  |
| -n = Value at P | OR                            | '1' = Bit is set                     |                                   | '0' = Bit is cleared               |                 | x = Bit is unknown |       |  |  |
|                 |                               |                                      |                                   |                                    |                 |                    |       |  |  |
| bit 15-8        | Unimplemen                    | ted: Read as '                       | o'                                |                                    |                 |                    |       |  |  |
| bit 7-0         | INT2R<7:0>:<br>(see Table 11- | Assign Externa<br>-2 for input pin   | al Interrupt 2 (<br>selection num | INT2) to the C<br>bers)            | orresponding RI | Pn Pin bits        |       |  |  |
|                 | 10110101 =                    | Input tied to RF                     | PI181                             |                                    |                 |                    |       |  |  |
|                 | •                             |                                      |                                   |                                    |                 |                    |       |  |  |
|                 | •                             |                                      |                                   |                                    |                 |                    |       |  |  |
|                 | 00000001 =<br>00000000 =      | Input tied to CM<br>Input tied to Vs | ИР1<br>s                          |                                    |                 |                    |       |  |  |

| R/W-0         | R/W-0         | R/W-0            | R/W-0         | R/W-0             | R/W-0           | R/W-0              | R/W-0 |  |
|---------------|---------------|------------------|---------------|-------------------|-----------------|--------------------|-------|--|
|               |               |                  | SENT          | 1R<7:0>           |                 |                    |       |  |
| bit 15        |               |                  |               |                   |                 |                    | bit 8 |  |
|               |               |                  |               |                   |                 |                    |       |  |
| U-0           | U-0           | U-0              | U-0           | U-0               | U-0             | U-0                | U-0   |  |
|               | _             | _                | _             | —                 | _               | —                  |       |  |
| bit 7         | ·             | •                |               |                   |                 |                    | bit 0 |  |
|               |               |                  |               |                   |                 |                    |       |  |
| Legend:       |               |                  |               |                   |                 |                    |       |  |
| R = Readable  | e bit         | W = Writable     | bit           | U = Unimpler      | nented bit, rea | <b>d as</b> '0'    |       |  |
| -n = Value at | POR           | '1' = Bit is set |               | '0' = Bit is cle  | ared            | x = Bit is unknown |       |  |
| L             |               |                  |               |                   |                 |                    |       |  |
| bit 15-8      | SENT1R<7:0    | >: Assign SEN    | T Module Inp  | out 1 to the Corr | esponding RP    | n Pin bits         |       |  |
|               | (see Table 11 | -2 for input pin | selection nur | nbers)            |                 |                    |       |  |
|               | 10110101 =    | Input tied to RF | PI181         |                   |                 |                    |       |  |
|               | •             |                  |               |                   |                 |                    |       |  |
|               | •             |                  |               |                   |                 |                    |       |  |
|               | •             |                  |               |                   |                 |                    |       |  |
|               | 0000001=      | Input tied to CI | MP1           |                   |                 |                    |       |  |
|               | 00000000 =    | Input tied to Vs | SS            |                   |                 |                    |       |  |
| bit 7-0       | Unimplemen    | ted: Read as '   | 0'            |                   |                 |                    |       |  |

## REGISTER 11-16: RPINR44: PERIPHERAL PIN SELECT INPUT REGISTER 44

## REGISTER 11-17: RPINR45: PERIPHERAL PIN SELECT INPUT REGISTER 45

| U-0              | U-0                          | U-0  | U-0                            | U-0                                | U-0            | U-0                | U-0   |  |  |
|------------------|------------------------------|--|--------------------------------|------------------------------------|----------------|--------------------|-------|--|--|
| —                | —                            | —  | _                              | —                                  | —              | —                  | —     |  |  |
| bit 15           |                              |  |                                |                                    |                |                    | bit 8 |  |  |
|                  |                              |  |                                |                                    |                |                    |       |  |  |
| R/W-0            | R/W-0                        | R/W-0  | R/W-0                          | R/W-0                              | R/W-0          | R/W-0              | R/W-0 |  |  |
|                  |                              |  | SENT2                          | 2R<7:0>                            |                |                    |       |  |  |
| bit 7            |                              |  |                                |                                    |                |                    | bit 0 |  |  |
|                  |                              |  |                                |                                    |                |                    |       |  |  |
| Legend:          |                              |  |                                |                                    |                |                    |       |  |  |
| R = Readable bit |                              | W = Writable bit   |                                | U = Unimplemented bit, read as '0' |                |                    |       |  |  |
| -n = Value at P  | POR                          | '1' = Bit is set   |                                | '0' = Bit is cle                   | ared           | x = Bit is unknown |       |  |  |
|                  |                              |  |                                |                                    |                |                    |       |  |  |
| bit 15-8         | Unimplemen                   | ted: Read as '   | )'                             |                                    |                |                    |       |  |  |
| bit 7-0          | SENT2R<7:0<br>(see Table 11  | <ul> <li>&gt;: Assign SEN</li> <li>-2 for input pin</li> </ul> | T Module Inpo<br>selection num | ut 2 to the Corr<br>bers)          | responding RPn | Pin bits           |       |  |  |
|                  | 10110101 =                   | Input tied to RF   | 91181                          |                                    |                |                    |       |  |  |
|                  | •                            |  |                                |                                    |                |                    |       |  |  |
|                  | •                            |  |                                |                                    |                |                    |       |  |  |
|                  | •<br>00000001 =<br>00000000= | Input tied to CM   | /IP1<br>3                      |                                    |                |                    |       |  |  |

#### REGISTER 18-1: SPIx STAT: SPIx STATUS AND CONTROL REGISTER (CONTINUED)

bit 1 SPITBF: SPIx Transmit Buffer Full Status bit 1 = Transmit has not yet started, the SPIxTXB bit is full 0 = Transmit has started, the SPIxTXB bit is empty Standard Buffer mode: Automatically set in hardware when the core writes to the SPIxBUF location, loading SPIxTXB. Automatically cleared in hardware when the SPIx module transfers data from SPIxTXB to SPIxSR. Enhanced Buffer mode: Automatically set in the hardware when the CPU writes to the SPIxBUF location, loading the last available buffer location. Automatically cleared in hardware when a buffer location is available for a CPU write operation. bit 0 SPIRBF: SPIx Receive Buffer Full Status bit 1 = Receive is complete, the SPIxRXB bit is full 0 = Receive is incomplete, the SPIxRXB bit is empty Standard Buffer mode:

Automatically set in the hardware when SPIx transfers data from SPIxSR to SPIxRXB. Automatically cleared in hardware when the core reads the SPIxBUF location, reading SPIxRXB.

#### Enhanced Buffer mode:

Automatically set in hardware when SPIx transfers data from SPIxSR to the buffer, filling the last unread buffer location. Automatically cleared in hardware when a buffer location is available for a transfer from SPIxSR.

## 19.2 I<sup>2</sup>C Control Registers

### REGISTER 19-1: I2CxCON1: I2Cx CONTROL REGISTER 1

| R/W-0  | U-0 | R/W-0   | R/S-1                 | R/W-0  | R/W-0 | R/W-0  | R/W-0 |
|--------|-----|---------|-----------------------|--------|-------|--------|-------|
| I2CEN  | _   | I2CSIDL | SCLREL <sup>(1)</sup> | STRICT | A10M  | DISSLW | SMEN  |
| bit 15 |     |         |                       |        |       |        | bit 8 |

| R/W-0 | R/W-0 | R/W-0 | R/W-0, HC |
|-------|-------|-------|-----------|-----------|-----------|-----------|-----------|
| GCEN  | STREN | ACKDT | ACKEN     | RCEN      | PEN       | RSEN      | SEN       |
| bit 7 |       |       |           |           |           |           | bit 0     |

| Legend:           | S = Settable bit | HC = Hardware Clearable b   | it                 |
|-------------------|------------------|-----------------------------|--------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit, read | <b>d as</b> '0'    |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared        | x = Bit is unknown |

| bit 15  | I2CEN: I2Cx Enable bit (writable from SW only)   |
|---------|--|
|         | <ul> <li>1 = Enables the I<sup>2</sup>C module and configures the SDAx and SCLx pins as serial port pins</li> <li>0 = Disables the I<sup>2</sup>C module and all I<sup>2</sup>C pins are controlled by port functions</li> </ul> |
| bit 14  | Unimplemented: Read as '0'   |
| bit 13  | I2CSIDL: I2Cx Stop in Idle Mode bit  |
|         | <ul> <li>1 = Discontinues module operation when the device enters Idle mode</li> <li>0 = Continues module operation in Idle mode</li> </ul>  |
| bit 12  | SCLREL: SCLx Release Control bit (I <sup>2</sup> C Slave mode only) <sup>(1)</sup>   |
|         | Module resets and (I2CEN = 0) sets SCLREL = 1.   |
|         | $\frac{\text{If STREN = 0}}{2}$  |
|         | 1 = Releases clock   |
|         | 0 = Forces clock low (clock stretch)   |
|         | $\frac{\text{If SIREN = 1:}}{1 - \text{Palasses alook}}$   |
|         | $\Omega =$ Holds clock low (clock stretch): user may program this bit to ' $\Omega$ ' clock stretch at the next SCI x low  |
| bit 11  | STRICT: Strict I <sup>2</sup> C Reserved Address Rule Enable bit   |
| bit II  | 1 = Strict reserved addressing is enforced   |
|         | In Slave mode, the device does not respond to reserved address space and addresses falling in that category are NACKed.  |
|         | 0 = Reserved addressing would be Acknowledged  |
|         | In Slave mode, the device will respond to an address falling in the reserved address space. When there is a match with any of the reserved addresses, the device will generate an ACK.   |
| bit 10  | A10M: 10-Bit Slave Address Flag bit  |
|         | 1 = I2CxADD is a 10-bit slave address  |
|         | 0 = I2CxADD is a 7-bit slave address   |
| bit 9   | DISSLW: Slew Rate Control Disable bit  |
|         | <ul> <li>1 = Slew rate control is disabled for Standard Speed mode (100 kHz, also disabled for 1 MHz mode)</li> <li>0 = Slew rate control is enabled for High-Speed mode (400 kHz)</li> </ul>                                    |
| bit 8   | SMEN: SMBus Input Levels Enable bit  |
|         | <ul> <li>1 = Enables the input logic so thresholds are compliant with the SMBus specification</li> <li>0 = Disables the SMBus-specific inputs</li> </ul>   |
| Note 1: | Automatically cleared to '0' at the beginning of slave transmission; automatically cleared to '0' at the end of slave reception.   |

**2:** Automatically cleared to '0' at the beginning of slave transmission.

## REGISTER 21-1: UXMODE: UARTX MODE REGISTER (CONTINUED)

| bit 5   | ABAUD: Auto-Baud Enable bit  |
|---------|--|
|         | <ul> <li>1 = Baud rate measurement on the next character is enabled – requires reception of a Sync field (55h) before other data; cleared in hardware upon completion</li> <li>0 = Baud rate measurement is disabled or has completed</li> </ul> |
| bit 4   | URXINV: UARTx Receive Polarity Inversion bit   |
|         | 1 = UxRX Idle state is '0'<br>0 = UxRX Idle state is '1'   |
| bit 3   | BRGH: High Baud Rate Enable bit  |
|         | <ul> <li>1 = BRG generates 4 clocks per bit period (4x baud clock, High-Speed mode)</li> <li>0 = BRG generates 16 clocks per bit period (16x baud clock, Standard mode)</li> </ul>   |
| bit 2-1 | PDSEL<1:0>: Parity and Data Selection bits   |
|         | <ul> <li>11 = 9-bit data, no parity</li> <li>10 = 8-bit data, odd parity</li> <li>01 = 8-bit data, even parity</li> <li>00 = 8-bit data, no parity</li> </ul>  |
| bit 0   | STSEL: Stop Bit Selection bit  |
|         | 1 = Two Stop bits<br>0 = One Stop bit  |
| Note 1: | Refer to "Universal Asynchronous Receiver Transmitter (UART)" (DS70000582) in the  |

- "dsPIC33/PIC24 Family Reference Manual" for information on enabling the UART module for receive or transmit operation.
- **2:** This feature is only available for the 16x BRG mode (BRGH = 0).
- **3:** This feature is only available on 44-pin and 64-pin devices.
- **4:** This feature is only available on 64-pin devices.

## REGISTER 22-14: CxBUFPNT3: CANx FILTERS 8-11 BUFFER POINTER REGISTER 3

| R/W-0                                      | R/W-0         | R/W-0  | R/W-0            | R/W-0                              | R/W-0            | R/W-0           | R/W-0              |  |  |
|--|---------------|--|------------------|------------------------------------|------------------|-----------------|--------------------|--|--|
| F11BP3 F11BP2 F1 <sup>2</sup>              |               | F11BP1   | F11BP0           | F10BP3                             | F10BP2           | F10BP1          | F10BP0             |  |  |
| bit 15                                     |               |  |                  | ·                                  |                  |                 | bit 8              |  |  |
|  |               |  |                  |                                    |                  |                 |                    |  |  |
| R/W-0                                      | R/W-0         | R/W-0  | R/W-0            | R/W-0                              | R/W-0            | R/W-0           | R/W-0              |  |  |
| F9BP3                                      | F9BP2         | F9BP1  | F9BP0            | F8BP3                              | F8BP2            | F8BP1           | F8BP0              |  |  |
| bit 7                                      |               |  |                  |                                    |                  |                 | bit 0              |  |  |
|  |               |  |                  |                                    |                  |                 |                    |  |  |
| Legend:                                    |               |  |                  |                                    |                  |                 |                    |  |  |
| R = Readable                               | bit           | W = Writable   | bit              | U = Unimplemented bit, read as '0' |                  |                 |                    |  |  |
| -n = Value at I                            | POR           | '1' = Bit is set   |                  | '0' = Bit is cle                   | ared             | x = Bit is unkr | x = Bit is unknown |  |  |
|  |               |  |                  |                                    |                  |                 |                    |  |  |
| bit 15-12                                  | F11BP<3:0>:   | RX Buffer Mas  | sk for Filter 11 | bits                               |                  |                 |                    |  |  |
|  | 1111 = Filter | hits received ir   | NRX FIFO bu      | ffer                               |                  |                 |                    |  |  |
|  | 1110 = Filter | hits received ir   | NRX Buffer 14    | 1                                  |                  |                 |                    |  |  |
|  | •             |  |                  |                                    |                  |                 |                    |  |  |
|  | •             |  |                  |                                    |                  |                 |                    |  |  |
|  | 0001 = Filter | hits received ir   | RX Buffer 1      |                                    |                  |                 |                    |  |  |
| 0000 = Filter hits received in RX Buffer 0 |               |  |                  |                                    |                  |                 |                    |  |  |
| bit 11-8                                   | F10BP<3:0>:   | RX Buffer Ma   | sk for Filter 10 | ) bits (same va                    | lues as bits 15- | 12)             |                    |  |  |
| bit 7-4                                    | F9BP<3:0>:    | <b>F9BP&lt;3:0&gt;:</b> RX Buffer Mask for Filter 9 bits (same values as bits 15-12) |                  |                                    |                  |                 |                    |  |  |
| bit 3-0                                    | F8BP<3:0>: [  | RX Buffer Masl   | k for Filter 8 b | its (same value                    | es as bits 15-12 | )               |                    |  |  |

## BUFFER 22-7: CANx MESSAGE BUFFER WORD 6

| R/W-x                             | R/W-x | R/W-x            | R/W-x | R/W-x                              | R/W-x | R/W-x           | R/W-x |
|-----------------------------------|-------|------------------|-------|------------------------------------|-------|-----------------|-------|
|                                   |       |                  | Byte  | 7<15:8>                            |       |                 |       |
| bit 15                            |       |                  |       |                                    |       |                 | bit 8 |
|                                   |       |                  |       |                                    |       |                 |       |
| R/W-x                             | R/W-x | R/W-x            | R/W-x | R/W-x                              | R/W-x | R/W-x           | R/W-x |
|                                   |       |                  | Byte  | 6<7:0>                             |       |                 |       |
| bit 7                             |       |                  |       |                                    |       |                 | bit 0 |
|                                   |       |                  |       |                                    |       |                 |       |
| Legend:                           |       |                  |       |                                    |       |                 |       |
| R = Readable bit W = Writable bit |       |                  | it    | U = Unimplemented bit, read as '0' |       |                 |       |
| -n = Value at P                   | OR    | '1' = Bit is set |       | '0' = Bit is cle                   | ared  | x = Bit is unkr | nown  |

bit 15-8 Byte 7<15:8>: CANx Message Byte 7 bits

bit 7-0 Byte 6<7:0>: CANx Message Byte 6 bits

## BUFFER 22-8: CANx MESSAGE BUFFER WORD 7

| U-0             | U-0         | U-0              | R/W-x                                  | R/W-x                                   | R/W-x | R/W-x | R/W-x |  |  |
|-----------------|-------------|------------------|--|---|-------|-------|-------|--|--|
| —               | —           | —                | FILHIT<4:0> <sup>(1)</sup>             |   |       |       |       |  |  |
| bit 15          |             |                  |  |   |       |       | bit 8 |  |  |
|                 |             |                  |  |   |       |       |       |  |  |
| U-0             | U-0         | U-0              | U-0                                    | U-0                                     | U-0   | U-0   | U-0   |  |  |
| —               | —           | —                | —                                      | —                                       | —     | —     | —     |  |  |
| bit 7           |             |                  |  |   |       |       | bit 0 |  |  |
|                 |             |                  |  |   |       |       |       |  |  |
| Legend:         |             |                  |  |   |       |       |       |  |  |
| R = Readable    | bit         | W = Writable     | bit U = Unimplemented bit, read as '0' |   |       |       |       |  |  |
| -n = Value at P | OR          | '1' = Bit is set |  | '0' = Bit is cleared x = Bit is unknown |       |       |       |  |  |
|                 |             |                  |  |   |       |       |       |  |  |
| bit 15 10       | Unimploment | ted. Dood oo '   | <u>.</u> ,                             |   |       |       |       |  |  |

bit 15-13 **Unimplemented:** Read as '0'

bit 12-8 **FILHIT<4:0>:** Filter Hit Code bits<sup>(1)</sup>

Encodes number of filter that resulted in writing this buffer.

bit 7-0 Unimplemented: Read as '0'

Note 1: Only written by module for receive buffers, unused for transmit buffers.

| REGISTER 24-6. ADXCSSL: ADCX INPUT SCAN SELECT REGISTER LOW | EGISTER 24-8: | ADxCSSL: ADCx INPUT SCAN SELECT REGISTER LOW <sup>(1,2)</sup> |
|---|---------------|---|
|---|---------------|---|

| R/W-0           | R/W-0 | R/W-0            | R/W-0 | R/W-0                              | R/W-0 | R/W-0           | R/W-0 |  |
|-----------------|-------|------------------|-------|------------------------------------|-------|-----------------|-------|--|
|                 |       |                  | CSS   | <15:8>                             |       |                 |       |  |
| bit 15          |       |                  |       |                                    |       |                 | bit 8 |  |
|                 |       |                  |       |                                    |       |                 |       |  |
| R/W-0           | R/W-0 | R/W-0            | R/W-0 | R/W-0                              | R/W-0 | R/W-0           | R/W-0 |  |
|                 |       |                  | CSS   | <7:0>                              |       |                 |       |  |
| bit 7           |       |                  |       |                                    |       |                 | bit 0 |  |
|                 |       |                  |       |                                    |       |                 |       |  |
| Legend:         |       |                  |       |                                    |       |                 |       |  |
| R = Readable    | bit   | W = Writable b   | oit   | U = Unimplemented bit, read as '0' |       |                 |       |  |
| -n = Value at P | OR    | '1' = Bit is set |       | '0' = Bit is cle                   | ared  | x = Bit is unki | nown  |  |
|                 |       |                  |       |                                    |       |                 |       |  |

bit 15-0 CSS<15:0>: ADCx Input Scan Selection bits

1 = Selects ANx for input scan

0 = Skips ANx for input scan

**Note 1:** On devices with less than 16 analog inputs, all bits in this register can be selected by the user application. However, inputs selected for scan without a corresponding input on the device convert VREFL.

**2:** CSSx = ANx, where 'x' = 0-5.

| File Name | Address | Device<br>Memory<br>Size<br>(Kbytes) | Bits<br>23-16 | Bit 15        | Bit 14        | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6      | Bit 5 | Bit 4 | Bit 3 | Bit 2      | Bit 1     | Bit 0  |         |  |  |  |  |
|-----------|---------|--------------------------------------|---------------|---------------|---------------|--------|--------|--------|--------|-------|-------|-------|------------|-------|-------|-------|------------|-----------|--------|---------|--|--|--|--|
| FDMTINTVL | 0057AC  | 32                                   |               |               |               |        |        |        |        |       |       |       |            |       |       |       |            |           |        |         |  |  |  |  |
|           | 00ABAC  | 64                                   |               |               |               |        |        |        |        |       |       |       | 45.0       |       |       |       |            |           |        |         |  |  |  |  |
|           | 0157AC  | 128                                  | _             |               | DMTIVT<15:0>  |        |        |        |        |       |       |       |            |       |       |       |            |           |        |         |  |  |  |  |
|           | 02ABAC  | 256                                  |               |               |               |        |        |        |        |       |       |       |            |       |       |       |            |           |        |         |  |  |  |  |
| FDMTINTVH | 0057B0  | 32                                   |               |               |               |        |        |        |        |       |       |       |            |       |       |       |            |           |        |         |  |  |  |  |
|           | 00ABB0  | 64                                   |               |               | DMTIVT<31:16> |        |        |        |        |       |       |       |            |       |       |       |            |           |        |         |  |  |  |  |
|           | 0157B0  | 128                                  | _             |               |               |        |        |        |        |       |       |       |            |       |       |       |            |           |        |         |  |  |  |  |
| 024       | 02ABB0  | 256                                  |               |               |               |        |        |        |        |       |       |       |            |       |       |       |            |           |        |         |  |  |  |  |
| FDMTCNTL  | 0057B4  | 32                                   |               |               |               |        |        |        |        |       |       |       |            |       |       |       |            |           |        |         |  |  |  |  |
|           | 00ABB4  | 64                                   |               |               |               |        |        |        |        |       |       |       | DMTONIT    | 45.0  |       |       |            |           |        |         |  |  |  |  |
|           | 0157B4  | 128                                  |               |               | _             | _      | _      | 28     |        |       |       |       |            |       |       |       |            | DIVITCINT | <15:0> |         |  |  |  |  |
|           | 02ABB4  | 256                                  |               |               |               |        |        |        |        |       |       |       |            |       |       |       |            |           |        |         |  |  |  |  |
| FDMTCNTH  | 0057B8  | 32                                   |               |               |               |        |        |        |        |       |       |       |            |       |       |       |            |           |        |         |  |  |  |  |
|           | 00AB8   | 64                                   |               |               |               |        |        |        |        |       |       |       |            |       |       |       |            |           |        |         |  |  |  |  |
|           | 0157B8  | 128                                  |               | DMTCNT<31:16> |               |        |        |        |        |       |       |       |            |       |       |       |            |           |        |         |  |  |  |  |
|           | 02ABB8  | 256                                  |               |               |               |        |        |        |        |       |       |       |            |       |       |       |            |           |        |         |  |  |  |  |
| FDMT      | 0057BC  | 32                                   |               |               |               |        |        |        |        |       |       |       |            |       |       |       |            |           |        |         |  |  |  |  |
|           | 00ABBC  | 64                                   |               |               |               |        |        |        |        |       |       |       |            |       |       |       |            |           | DIATEN |         |  |  |  |  |
|           | 0157BC  | 128 —                                | _             | _             | _             | _      | _      | _      | _      | _     | _     | _     | _          | _     | _     | _     | _          | _         | DMITEN |         |  |  |  |  |
|           | 02ABBC  | 256                                  |               |               |               |        |        |        |        |       |       |       |            |       |       |       |            |           |        |         |  |  |  |  |
| FDEVOPT   | 0057C0  | 32                                   |               |               |               |        |        |        |        |       |       |       |            |       |       |       |            |           |        |         |  |  |  |  |
|           | 00ABC0  | 64                                   |               |               |               |        |        |        |        |       |       |       |            |       |       |       | D (2)      |           |        |         |  |  |  |  |
|           | 0157C0  | C0 128 —                             | 7C0 128 —     |               | _             | _      | _      | _      | -      | _     | —     | _     | _          | _     | _     | _     | ALTI2C1    | Reserved- | —      | PWWLOCK |  |  |  |  |
|           | 02ABC0  | 256                                  |               |               |               |        |        |        |        |       |       |       |            |       |       |       |            |           |        |         |  |  |  |  |
| FALTREG   | 0057C4  | 32                                   |               |               |               |        |        |        |        |       |       |       |            | •     | •     |       |            |           |        |         |  |  |  |  |
|           | 00ABC4  | 64                                   |               |               |               |        |        |        |        |       |       |       |            |       |       |       |            |           |        |         |  |  |  |  |
|           | 0157C4  | 128                                  | _             | _             | _             | _      | _      | _      | _      | _     | _     | _     | CTXT2<2:0> |       |       | _     | CTXT1<2:0> |           |        |         |  |  |  |  |
|           | 02ABC4  | 256                                  |               |               |               |        |        |        |        |       |       |       |            |       |       |       |            |           |        |         |  |  |  |  |

#### CONFIGURATION WORD DECISTED MAD (CONTINUED) ~ ~ 4

**Legend:** — = unimplemented, read as '1'.

Note 1: This bit is reserved and must be programmed as '0'.
2: This bit is reserved and must be programmed as '1'.

| Base<br>Instr<br># | Assembly<br>Mnemonic |        | Assembly Syntax | Description                  | # of<br>Words | # of<br>Cycles | Status Flags<br>Affected |
|--------------------|----------------------|--------|-----------------|------------------------------|---------------|----------------|--------------------------|
| 78                 | SWAP                 | SWAP.b | Wn              | Wn = nibble swap Wn          | 1             | 1              | None                     |
|                    |                      | SWAP   | Wn              | Wn = byte swap Wn            | 1             | 1              | None                     |
| 79                 | TBLRDH               | TBLRDH | Ws,Wd           | Read Prog<23:16> to Wd<7:0>  | 1             | 5              | None                     |
| 80                 | TBLRDL               | TBLRDL | Ws,Wd           | Read Prog<15:0> to Wd        | 1             | 5              | None                     |
| 81                 | TBLWTH               | TBLWTH | Ws,Wd           | Write Ws<7:0> to Prog<23:16> | 1             | 2              | None                     |
| 82                 | TBLWTL               | TBLWTL | Ws,Wd           | Write Ws to Prog<15:0>       | 1             | 2              | None                     |
| 83                 | ULNK                 | ULNK   |                 | Unlink Frame Pointer         | 1             | 1              | SFA                      |
| 84                 | XOR                  | XOR    | f               | f = f .XOR. WREG             | 1             | 1              | N,Z                      |
|                    |                      | XOR    | f,WREG          | WREG = f .XOR. WREG          | 1             | 1              | N,Z                      |
|                    |                      | XOR    | #lit10,Wn       | Wd = lit10 .XOR. Wd          | 1             | 1              | N,Z                      |
|                    |                      | XOR    | Wb,Ws,Wd        | Wd = Wb .XOR. Ws             | 1             | 1              | N,Z                      |
|                    |                      | XOR    | Wb,#lit5,Wd     | Wd = Wb .XOR. lit5           | 1             | 1              | N,Z                      |
| 85                 | ZE                   | ZE     | Ws,Wnd          | Wnd = Zero-extend Ws         | 1             | 1              | C,Z,N                    |

## TABLE 28-2: INSTRUCTION SET OVERVIEW (CONTINUED)

Note: Read and Read-Modify-Write (e.g., bit operations and logical operations) on non-CPU SFRs incur an additional instruction cycle.

## 31.0 HIGH-TEMPERATURE ELECTRICAL CHARACTERISTICS

This section provides an overview of the dsPIC33EVXXXGM00X/10X family electrical characteristics for devices operating in an ambient temperature range of -40°C to +150°C.

The specifications between  $-40^{\circ}$ C to  $+150^{\circ}$ C are identical to those shown in **Section 30.0** "**Electrical Characteristics**" for operation between  $-40^{\circ}$ C to  $+125^{\circ}$ C, with the exception of the parameters listed in this section.

Parameters in this section begin with an H, which denotes High temperature. For example, Parameter DC10 in **Section 30.0 "Electrical Characteristics"** is the Industrial and Extended temperature equivalent of HDC10.

Absolute maximum ratings for the dsPIC33EVXXXGM00X/10X family high-temperature devices are listed below. Exposure to these maximum rating conditions for extended periods can affect device reliability. Functional operation of the device at these, or any other conditions above the parameters indicated in the operation listings of this specification, is not implied.

## Absolute Maximum Ratings<sup>(1)</sup>

| Ambient temperature under bias <sup>(2)</sup>                | 40°C to +150°C |
|--|----------------|
| Storage temperature  | 65°C to +160°C |
| Voltage on VDD with respect to Vss                           | -0.3V to +6.0V |
| Maximum current out of Vss pin                               | 350 mA         |
| Maximum current into VDD pin <sup>(3)</sup>                  |                |
| Maximum junction temperature                                 | +155°C         |
| Maximum current sunk by any I/O pin                          | 20 mA          |
| Maximum current sourced by I/O pin                           | 18 mA          |
| Maximum current sunk by all ports combined                   |                |
| Maximum current sourced by all ports combined <sup>(3)</sup> | 200 mA         |

- **Note 1:** Stresses above those listed under "Absolute Maximum Ratings" can cause permanent damage to the device. This is a stress rating only, and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods can affect device reliability.
  - 2: AEC-Q100 reliability testing for devices intended to operate at +150°C is 1,000 hours. Any design in which the total operating time from +125°C to +150°C will be greater than 1,000 hours is not warranted without prior written approval from Microchip Technology Inc.
  - 3: Maximum allowable current is a function of device maximum power dissipation (see Table 31-2).



FIGURE 32-29: TYPICAL VIH/VIL vs. TEMPERATURE (GENERAL PURPOSE I/Os)



32.10 Voltage Output Low (VOL) – Voltage Output High (VOH)





# dsPIC33EVXXXGM00X/10X FAMILY



FIGURE 33-12: TYPICAL/MAXIMUM IDOZE vs. TEMPERATURE (DOZE 1:128, 70 MIPS)



FIGURE 33-11: TYPICAL IDOZE vs. VDD (DOZE 1:128, 70 MIPS)

## 44-Lead Plastic Quad Flat, No Lead Package (ML) - 8x8 mm Body [QFN or VQFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



