


Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

| Details | |
|---------------------------|--|
| | • 11 |
| Product Status | Active |
| Core Processor | dsPIC |
| Core Size | 16-Bit |
| Speed | 70 MIPs |
| Connectivity | CANbus, I ² C, IrDA, LINbus, SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, WDT |
| Number of I/O | 21 |
| Program Memory Size | 128KB (43K x 24) |
| rogram Memory Type | FLASH |
| EPROM Size | - |
| RAM Size | 8K x 8 |
| oltage - Supply (Vcc/Vdd) | 4.5V ~ 5.5V |
| Data Converters | A/D 11x10/12b |
| Oscillator Type | Internal |
| perating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 28-SOIC (0.295", 7.50mm Width) |
| Supplier Device Package | 28-SOIC |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/dspic33ev128gm102-i-so |



4.3 Special Function Register Maps

TABLE 4-1: CPU CORE REGISTER MAP

| SFR Name | Addr. | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Reset s |
|-------------|-------|------------|---------------------------------------|--------|-------------|------------|--------|-----------|-------------|-------------|-------|----------|--------------|------------|--------------|----------|-------|-------------------|
| W0 | 0000 | | | | | | | | W0 (WF | REG) | | | | | | | | 0000 |
| W1 | 0002 | | | | | | | | W1 | | | | | | | | | 0000 |
| W2 | 0004 | | | | | | | | W2 | | | | | | | | | 0000 |
| W3 | 0006 | | | | | | | | W3 | | | | | | | | | 0000 |
| W4 | 8000 | | | | | | | | W4 | | | | | | | | | 0000 |
| W5 | 000A | | | | | | | | W5 | | | | | | | | | 0000 |
| W6 | 000C | | | | | | | | W6 | | | | | | | | | 0000 |
| W7 | 000E | | | | | | | | W7 | | | | | | | | | 0000 |
| W8 | 0010 | | | | | | | | W8 | | | | | | | | | 0000 |
| W9 | 0012 | | W9 0000 | | | | | | | | | | | | | | | |
| W10 | 0014 | | W10 0000 | | | | | | | | | 0000 | | | | | | |
| W11 | 0016 | | W11 000 | | | | | | | | | 0000 | | | | | | |
| W12 | 0018 | | W12 000 | | | | | | | | | 0000 | | | | | | |
| W13 | 001A | | | | | | | | W13 | 3 | | | | | | | | 0000 |
| W14 | 001C | | | | | | | | W14 | 1 | | | | | | | | 0000 |
| W15 | 001E | | | | | | | | W15 | 5 | | | | | | | | 0800 |
| SPLIM | 0020 | | | | | | | | SPLI | М | | | | | | | | xxxx |
| ACCAL | 0022 | | | | | | | | ACC | AL. | | | | | | | | xxxx |
| ACCAH | 0024 | | | | | | | | ACCA | λH | | | | | | | | xxxx |
| ACCAU | 0026 | | | Sig | n Extension | of ACCA<39 | 9> | | | | | | ACC | CAU | | | | xxxx |
| ACCBL | 0028 | | | | | | | | ACC | 3L | | | | | | | | xxxx |
| ACCBH | 002A | | | | | | | | ACCE | 3H | | | | | | | | xxxx |
| ACCBU | 002C | | | Sig | n Extension | of ACCB<39 | | | | | | | ACC | BU | | | | xxxx |
| PCL | 002E | | | | | | Pr | ogram Cou | nter Low Wo | rd Register | r | | | | | | _ | 0000 |
| PCH | 0030 | _ | _ | _ | _ | _ | _ | _ | _ | _ | | | Program Cou | | ord Register | <u> </u> | | 0000 |
| DSRPAG | 0032 | _ | Data Space Read Page Register | | | | | | | | 0001 | | | | | | | |
| DSWPAG | 0034 | _ | _ | _ | _ | _ | _ | _ | | | | Data Spa | ce Write Pag | e Register | | | | 0001 |
| RCOUNT | 0036 | | · · · · · · · · · · · · · · · · · · · | | | | | | | | xxxx | | | | | | | |
| DCOUNT | 0038 | | | | | | | | OUNT<15:1 | | | | | | | | 0 | xxxx |
| DOSTARTL | 003A | | | | | | | DOS | TARTL<15: | 1> | | | | | | | 0 | xxxx |
| DOSTARTH | 003C | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | | | DOSTART | H<5:0> | | | 00xx |
| DOENDL | 003E | over value | | | | | | | ENDL<15:1: | | | | | | | | _ | xxxx |

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-2: TIMERS REGISTER MAP

| SFR Name | Addr. | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
|-------------|-------|--------|--|--------|--------|--------|--------|-----------|------------|--------------|---------------|----------|--------|-------|-------|-------|-------|---------------|
| TMR1 | 0100 | | | | | | | | Tim | er1 Registe | r | | | | | | | 0000 |
| PR1 | 0102 | | | | | | | | Peri | od Register | 1 | | | | | | | FFFF |
| T1CON | 0104 | TON | _ | TSIDL | - | ı | _ | _ | _ | _ | TGATE | TCKPS1 | TCKPS0 | _ | TSYNC | TCS | _ | 0000 |
| TMR2 | 0106 | | | | | | | | Tim | er2 Registe | r | | | | | | | 0000 |
| TMR3HLD | 0108 | | Timer3 Holding Register (For 32-bit timer operations only) | | | | | | | | | | 0000 | | | | | |
| TMR3 | 010A | | Timer3 Register | | | | | | | | | | 0000 | | | | | |
| PR2 | 010C | | Period Register 2 | | | | | | | | | | FFFF | | | | | |
| PR3 | 010E | | | | | | | | Peri | od Register | 3 | | | | | | | FFFF |
| T2CON | 0110 | TON | _ | TSIDL | _ | _ | _ | | _ | _ | TGATE | TCKPS1 | TCKPS0 | T32 | _ | TCS | _ | 0000 |
| T3CON | 0112 | TON | _ | TSIDL | _ | _ | _ | | _ | _ | TGATE | TCKPS1 | TCKPS0 | _ | _ | TCS | _ | 0000 |
| TMR4 | 0114 | | | | | | | | Tim | er4 Registe | r | | | | | | | 0000 |
| TMR5HLD | 0116 | | | | | | Т | imer5 Hol | ding Regis | ter (For 32- | bit operation | ns only) | | | | | | 0000 |
| TMR5 | 0118 | | | | | | | | Tim | er5 Registe | r | | | | | | | 0000 |
| PR4 | 011A | | | | | | | | Peri | od Register | 4 | | | | | | | FFFF |
| PR5 | 011C | | Period Register 5 | | | | | | | | | | FFFF | | | | | |
| T4CON | 011E | TON | _ | TSIDL | _ | _ | _ | | _ | _ | TGATE | TCKPS1 | TCKPS0 | T32 | _ | TCS | _ | 0000 |
| T5CON | 0120 | TON | _ | TSIDL | _ | _ | _ | _ | _ | _ | TGATE | TCKPS1 | TCKPS0 | _ | _ | TCS | _ | 0000 |

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

4.5.3 MODULO ADDRESSING APPLICABILITY

Modulo Addressing can be applied to the Effective Address (EA) calculation associated with any W register. Address boundaries check for addresses equal to:

- The upper boundary addresses for incrementing buffers
- The lower boundary addresses for decrementing buffers

The address boundaries check for addresses less than or greater than the upper (for incrementing buffers) and lower (for decrementing buffers) boundary addresses (not just equal to). Address changes can, therefore, jump beyond boundaries and still be adjusted correctly.

Note:

The modulo corrected Effective Address is written back to the register only when Pre-Modify or Post-Modify Addressing mode is used to compute the Effective Address. When an address offset, such as [W7 + W2] is used, Modulo Addressing correction is performed, but the contents of the register remain unchanged.

4.6 Bit-Reversed Addressing

Bit-Reversed Addressing mode is intended to simplify data reordering for radix-2 FFT algorithms. It is supported by the X AGU for data writes only.

The modifier, which can be a constant value or register contents, is regarded as having its bit order reversed. The address source and destination are kept in normal order. Thus, the only operand requiring reversal is the modifier.

4.6.1 BIT-REVERSED ADDRESSING IMPLEMENTATION

Bit-Reversed Addressing mode is enabled when all of these conditions are met:

- BWM<3:0> bits (W register selection) in the MODCON register are any value other than '1111' (the stack cannot be accessed using Bit-Reversed Addressing)
- · The BREN bit is set in the XBREV register
- The addressing mode used is Register Indirect with Pre-Increment or Post-Increment

If the length of a bit-reversed buffer is $M = 2^N$ bytes, the last 'N' bits of the data buffer start address must be zeros.

XB<14:0> is the Bit-Reversed Addressing modifier, or 'pivot point', which is typically a constant. In the case of an FFT computation, its value is equal to half of the FFT data buffer size.

Note:

All bit-reversed EA calculations assume word-sized data (LSb of every EA is always clear). The XB value is scaled accordingly to generate compatible (byte) addresses.

When enabled, Bit-Reversed Addressing is executed only for Register Indirect with Pre-Increment or Post-Increment Addressing and word-sized data writes. It does not function for any other addressing mode or for byte-sized data and normal addresses are generated instead. When Bit-Reversed Addressing is active, the W Address Pointer is always added to the address modifier (XB) and the offset associated with the Register Indirect Addressing mode is ignored. In addition, as word-sized data is a requirement, the LSb of the EA is ignored (and always clear).

Note:

Modulo Addressing and Bit-Reversed Addressing can be enabled simultaneously using the same W register, but Bit-Reversed Addressing operation will always take precedence for data writes when enabled.

If Bit-Reversed Addressing has already been enabled by setting the BREN (XBREV<15>) bit, a write to the XBREV register should not be immediately followed by an indirect read operation using the W register that has been designated as the Bit-Reversed Pointer.

The operation of Bit-Reversed Addressing is shown in Figure 4-16 and Table 4-46.

FIGURE 4-16: BIT-REVERSED ADDRESSING EXAMPLE




TABLE 4-46: BIT-REVERSED ADDRESSING SEQUENCE (16-ENTRY)

| | | Norma | al Addres | ss | | | Bit-Rev | ersed Ac | Idress |
|----|----|------------|-----------|---------|----|----|---------|----------|---------|
| A3 | A2 | A 1 | Α0 | Decimal | А3 | A2 | A1 | A0 | Decimal |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 8 |
| 0 | 0 | 1 | 0 | 2 | 0 | 1 | 0 | 0 | 4 |
| 0 | 0 | 1 | 1 | 3 | 1 | 1 | 0 | 0 | 12 |
| 0 | 1 | 0 | 0 | 4 | 0 | 0 | 1 | 0 | 2 |
| 0 | 1 | 0 | 1 | 5 | 1 | 0 | 1 | 0 | 10 |
| 0 | 1 | 1 | 0 | 6 | 0 | 1 | 1 | 0 | 6 |
| 0 | 1 | 1 | 1 | 7 | 1 | 1 | 1 | 0 | 14 |
| 1 | 0 | 0 | 0 | 8 | 0 | 0 | 0 | 1 | 1 |
| 1 | 0 | 0 | 1 | 9 | 1 | 0 | 0 | 1 | 9 |
| 1 | 0 | 1 | 0 | 10 | 0 | 1 | 0 | 1 | 5 |
| 1 | 0 | 1 | 1 | 11 | 1 | 1 | 0 | 1 | 13 |
| 1 | 1 | 0 | 0 | 12 | 0 | 0 | 1 | 1 | 3 |
| 1 | 1 | 0 | 1 | 13 | 1 | 0 | 1 | 1 | 11 |
| 1 | 1 | 1 | 0 | 14 | 0 | 1 | 1 | 1 | 7 |
| 1 | 1 | 1 | 1 | 15 | 1 | 1 | 1 | 1 | 15 |

REGISTER 11-7: RPINR12: PERIPHERAL PIN SELECT INPUT REGISTER 12

| R/W-0 |
|--------|--------|--------|--------|--------|--------|--------|--------|
| FLT2R7 | FLT2R6 | FLT2R5 | FLT2R4 | FLT2R3 | FLT2R2 | FLT2R1 | FLT2R0 |
| bit 15 | | | | | | | bit 8 |

| R/W-0 |
|--------|--------|--------|--------|--------|--------|--------|--------|
| FLT1R7 | FLT1R6 | FLT1R5 | FLT1R4 | FLT1R3 | FLT1R2 | FLT1R1 | FLT1R0 |
| bit 7 | | | | | | | bit 0 |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15-8 **FLT2R<7:0>:** Assign PWM Fault 2 (FLT2) to the Corresponding RPn Pin bits (see Table 11-2 for input pin selection numbers)

10110101 = Input tied to RPI181

•

•

00000001 = Input tied to CMP1 00000000 = Input tied to Vss

bit 7-0 FLT1R<7:0>: Assign PWM Fault 1 (FLT1) to the Corresponding RPn Pin bits

(see Table 11-2 for input pin selection numbers)

10110101 = Input tied to RPI181

•

•

00000001 = Input tied to CMP1 00000000 = Input tied to Vss

REGISTER 11-10: RPINR22: PERIPHERAL PIN SELECT INPUT REGISTER 22

| R/W-0 |
|--------|--------|--------|--------|--------|--------|--------|--------|
| SCK2R7 | SCK2R6 | SCK2R5 | SCK2R4 | SCK2R3 | SCK2R2 | SCK2R1 | SCK2R0 |
| bit 15 | | | | | | | bit 8 |

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|-------|--------|--------|--------|--------|--------|--------|--------|
| SDI2R | SDI2R6 | SDI2R5 | SDI2R4 | SDI2R3 | SDI2R2 | SDI2R1 | SDI2R0 |
| bit 7 | | | | | | | bit 0 |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15-8 **SCK2R<7:0>:** Assign SPI2 Clock Input (SCK2) to the Corresponding RPn Pin bits (see Table 11-2 for input pin selection numbers)

10110101 = Input tied to RPI181

•

•

00000001 = Input tied to CMP1 00000000 = Input tied to Vss

bit 7-0 **SDI2R<7:0>:** Assign SPI2 Data Input (SDI2) to the Corresponding RPn Pin bits (see Table 11-2 for input pin selection numbers)

10110101 = Input tied to RPI181

•

•

00000001 = Input tied to CMP1 00000000 = Input tied to Vss

REGISTER 11-13: RPINR37: PERIPHERAL PIN SELECT INPUT REGISTER 37

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | | | | |
|--------------|-------|-------|-------|-------|-------|-------|-------|--|--|--|--|--|
| SYNCI1R<7:0> | | | | | | | | | | | | |
| bit 15 bit | | | | | | | | | | | | |

| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
|-------|-----|-----|-----|-----|-----|-----|-------|
| _ | _ | _ | _ | _ | _ | _ | _ |
| bit 7 | | | | | | | bit 0 |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15-8 **SYNCI1R<7:0>:** Assign PWM Synchronization Input 1 to the Corresponding RPn Pin bits (see Table 11-2 for input pin selection numbers)

10110101 = Input tied to RPI181

•

.

00000001 = Input tied to CMP1 00000000 = Input tied to Vss

bit 7-0 **Unimplemented:** Read as '0'

REGISTER 11-14: RPINR38: PERIPHERAL PIN SELECT INPUT REGISTER 38

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | | | | |
|--------------|--------------|-------|-------|-------|-------|-------|-------|--|--|--|--|--|
| DTCMP1R<7:0> | | | | | | | | | | | | |
| bit 15 | bit 15 bit 8 | | | | | | | | | | | |

| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
|-------|-----|-----|-----|-----|-----|-----|-------|
| _ | _ | _ | _ | _ | _ | _ | _ |
| bit 7 | | | | | | | bit 0 |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15-8 **DTCMP1R<7:0>:** Assign PWM Dead-Time Compensation Input 1 to the Corresponding RPn Pin bits (see Table 11-2 for input pin selection numbers)

10110101 = Input tied to RPI181

•

•

00000001 = Input tied to CMP1 00000000 = Input tied to Vss

bit 7-0 **Unimplemented:** Read as '0'

REGISTER 11-15: RPINR39: PERIPHERAL PIN SELECT INPUT REGISTER 39

| R/W-0 |
|----------|----------|----------|----------|----------|----------|----------|----------|
| DTCMP3R7 | DTCMP3R6 | DTCMP3R5 | DTCMP3R4 | DTCMP3R3 | DTCMP3R2 | DTCMP3R1 | DTCMP3R0 |
| bit 15 | | | | | | | bit 8 |

| R/W-0 |
|----------|----------|----------|----------|----------|----------|----------|----------|
| DTCMP2R7 | DTCMP2R6 | DTCMP2R5 | DTCMP2R4 | DTCMP2R3 | DTCMP2R2 | DTCMP2R1 | DTCMP2R0 |
| bit 7 | | | | | | | bit 0 |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15-8 **DTCMP3R<7:0>:** Assign PWM Dead-Time Compensation Input 3 to the Corresponding RPn Pin bits (see Table 11-2 for input pin selection numbers)

10110101 = Input tied to RPI181

•

•

•

00000001 = Input tied to CMP1 00000000 = Input tied to Vss

bit 7-0 **DTCMP2R<7:0>:** Assign PWM Dead-Time Compensation Input 2 to the Corresponding RPn Pin bits (see Table 11-2 for input pin selection numbers)

10110101 = Input tied to RPI181

•

•

00000001 = Input tied to CMP1 00000000 = Input tied to Vss

15.0 INPUT CAPTURE

- Note 1: This data sheet summarizes the features of the dsPIC33EVXXXGM00X/10X family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Input Capture" (DS70000352) in the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.


The input capture module is useful in applications requiring frequency (period) and pulse measurement. The dsPIC33EVXXXGM00X/10X family devices support 4 input capture channels.

Key features of the input capture module include:

- Hardware-Configurable for 32-Bit Operation in All Modes by Cascading Two Adjacent modules
- Synchronous and Trigger Modes of Output Compare Operation, with up to 31 User-Selectable Trigger/Sync Sources Available
- A 4-Level FIFO Buffer for Capturing and Holding Timer Values for Several Events
- Configurable Interrupt Generation
- Up to Six Clock Sources Available for Each Module, Driving a Separate Internal 16-Bit Counter

Figure 15-1 shows a block diagram of the Input capture module.

FIGURE 15-1: INPUT CAPTURE x MODULE BLOCK DIAGRAM



Note 1: The trigger/sync source is enabled by default and is set to Timer3 as a source. This timer must be enabled for proper ICx module operation or the trigger/sync source must be changed to another source option.

REGISTER 17-15: FCLCONX: PWMX FAULT CURRENT-LIMIT CONTROL REGISTER⁽¹⁾

| U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|--------|--------|--------|--------|--------|--------|----------------------|-------|
| _ | CLSRC4 | CLSRC3 | CLSRC2 | CLSRC1 | CLSRC0 | CLPOL ⁽²⁾ | CLMOD |
| bit 15 | | | | | | | bit 8 |

| R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-0 | R/W-0 | R/W-0 |
|---------|---------|---------|---------|---------|-----------------------|---------|---------|
| FLTSRC4 | FLTSRC3 | FLTSRC2 | FLTSRC1 | FLTSRC0 | FLTPOL ⁽²⁾ | FLTMOD1 | FLTMOD0 |
| bit 7 | | | | | | | bit 0 |

| Legend: | | | |
|-------------------|------------------|------------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, | read as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

bit 15 Unimplemented: Read as '0'

bit 14-10 CLSRC<4:0>: Current-Limit Control Signal Source Select for PWM Generator x bits

> 11111 = Fault 32 11110 = Reserved

01100 = Op Amp/Comparator 5

01011 = Comparator 4

01010 = Op Amp/Comparator 3

01001 = Op Amp/Comparator 2

01000 = Op Amp/Comparator 1

00111 = Fault 8

00110 = Fault 7

00101 = Fault 6

00100 = Fault 5

00011 = Fault 4

00010 = Fault 3

00001 = Fault 2

00000 = Fault 1 (default)

CLPOL: Current-Limit Polarity for PWM Generator x bit(2) bit 9

1 = The selected current-limit source is active-low

0 = The selected current-limit source is active-high

bit 8 **CLMOD:** Current-Limit Mode Enable for PWM Generator x bit

1 = Current-Limit mode is enabled

0 = Current-Limit mode is disabled

Note 1: If the PWMLOCK Configuration bit (FDEVOPT<0>) is a '1', the FCLCONx register can only be written after the unlock sequence has been executed.

2: These bits should be changed only when PTEN = 0. Changing the clock selection during operation will yield unpredictable results.

24.0 10-BIT/12-BIT ANALOG-TO-DIGITAL CONVERTER (ADC)

Note 1: This data sheet summarizes the features of the dsPIC33EVXXXGM00X/10X family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Analog-to-Digital Converter (ADC)" (DS70621) in the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).

2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Analog-to-Digital (ADC) module in the dsPIC33EVXXXGM00X/10X family devices supports up to 36 analog input channels.

The ADC module can be configured by the user as either a 10-bit, 4 Sample-and-Hold (S&H) ADC (default configuration) or a 12-bit, 1 S&H ADC.

Note: The ADC module needs to be disabled before modifying the AD12B bit.

24.1 Key Features

24.1.1 10-BIT ADC CONFIGURATION

The 10-bit ADC configuration has the following key features:

- Successive Approximation (SAR) Conversion
- · Conversion Speeds of up to 1.1 Msps
- Up to 36 Analog Input Pins
- Connections to Four Internal Op Amps
- Connections to the Charge Time Measurement Unit (CTMU) and Temperature Measurement Diode
- · Simultaneous Sampling of:
 - Up to four analog input pins
 - Four op amp outputs
- Combinations of Analog Inputs and Op Amp Outputs
- · Automatic Channel Scan mode
- · Selectable Conversion Trigger Source
- · Selectable Buffer Fill modes
- Four Result Alignment Options (signed/unsigned, fractional/integer)
- Operation during CPU Sleep and Idle Modes

24.1.2 12-BIT ADC CONFIGURATION

The 12-bit ADC configuration supports all the features listed previously, with the exception of the following:

- In the 12-bit configuration, conversion speeds of up to 500 ksps are supported
- There is only one S&H amplifier in the 12-bit configuration. Therefore, simultaneous sampling of multiple channels is not supported.

The ADC has up to 36 analog inputs. The analog inputs, AN32 through AN63, are multiplexed, thus providing flexibility in using any of these analog inputs in addition to the analog inputs, AN0 through AN31. Since AN32 through AN63 are multiplexed, do not use two channels simultaneously, since it may result in erroneous output from the module. These analog inputs are shared with op amp inputs and outputs, comparator inputs and external voltage references. When op amp/comparator functionality is enabled, the analog input that shares that pin is no longer available. The actual number of analog input pins and op amps depends on the specific device.

A block diagram of the ADC module with connection options is shown in Figure 24-1. Figure 24-2 shows a block diagram of the ADC conversion clock period.

REGISTER 25-2: CMxCON: COMPARATOR x CONTROL REGISTER (x = 1, 2, 3 OR 5)

| R/W-0 | R/W-0 | R/W-0 | U-0 | U-0 | R/W-0 | R/W-0 | R-0 |
|--------|-------|-------|-----|-----|----------------------|-------|-------|
| CON | COE | CPOL | _ | _ | OPAEN ⁽²⁾ | CEVT | COUT |
| bit 15 | | | | | | | bit 8 |

| R/W-0 | R/W-0 | U-0 | R/W-0 | U-0 | U-0 | R/W-0 | R/W-0 |
|-----------------------|-----------------------|-----|---------------------|-----|-----|---------------------|---------------------|
| EVPOL1 ⁽³⁾ | EVPOL0 ⁽³⁾ | _ | CREF ⁽¹⁾ | _ | _ | CCH1 ⁽¹⁾ | CCH0 ⁽¹⁾ |
| bit 7 | | | | | | | bit 0 |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15 **CON:** Op Amp/Comparator x Enable bit

1 = Op Amp/Comparator x is enabled

0 = Op Amp/Comparator x is disabled

bit 14 **COE:** Comparator x Output Enable bit

1 = Comparator output is present on the CxOUT pin

0 = Comparator output is internal only

bit 13 **CPOL:** Comparator x Output Polarity Select bit

1 = Comparator output is inverted

0 = Comparator output is not inverted

bit 12-11 **Unimplemented:** Read as '0'

bit 10 **OPAEN:** Op Amp x Enable bit⁽²⁾

1 = Op Amp x is enabled

0 = Op Amp x is disabled

bit 9 **CEVT:** Comparator x Event bit

1 = Comparator event, according to EVPOL<1:0> settings, occurred; disables future triggers and interrupts until the bit is cleared

0 = Comparator event did not occur

bit 8 **COUT:** Comparator x Output bit

When CPOL = 0 (non-inverted polarity):

1 = VIN+ > VIN-

0 = VIN+ < VIN-

When CPOL = 1 (inverted polarity):

1 = VIN+ < VIN-

0 = VIN+ > VIN-

- **Note 1:** Inputs that are selected and not available will be tied to Vss. See the "**Pin Diagrams**" section for available inputs for each package.
 - 2: The op amp and the comparator can be used simultaneously in these devices. The OPAEN bit only enables the op amp while the comparator is still functional.
 - 3: After configuring the comparator, either for a high-to-low or low-to-high COUT transition (EVPOL<1:0> (CMxCON<7:6>) = 10 or 01), the Comparator x Event bit, CEVT (CMxCON<9>), and the Comparator Interrupt Flag, CMPIF (IFS1<2>), must be cleared before enabling the Comparator Interrupt Enable bit, CMPIE (IEC1<2>).

REGISTER 25-3: CM4CON: COMPARATOR 4 CONTROL REGISTER

| R/W-0 | R/W-0 | R/W-0 | U-0 | U-0 | U-0 | R/W-0 | R-0 |
|--------|-------|-------|-----|-----|-----|-------|-------|
| CON | COE | CPOL | _ | _ | _ | CEVT | COUT |
| bit 15 | | | | | | | bit 8 |

| R/W-0 | R/W-0 | U-0 | R/W-0 | U-0 | U-0 | R/W-0 | R/W-0 |
|-----------------------|-----------------------|-----|---------------------|-----|-----|---------------------|---------------------|
| EVPOL1 ⁽²⁾ | EVPOL0 ⁽²⁾ | _ | CREF ⁽¹⁾ | _ | _ | CCH1 ⁽¹⁾ | CCH0 ⁽¹⁾ |
| bit 7 | | | | | | | bit 0 |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15 CON: Op Amp/Comparator 4 Enable bit

1 = Comparator is enabled0 = Comparator is disabled

bit 14 **COE:** Comparator 4 Output Enable bit

1 = Comparator output is present on the C4OUT pin

0 = Comparator output is internal only

bit 13 CPOL: Comparator 4 Output Polarity Select bit

1 = Comparator output is inverted0 = Comparator output is not inverted

bit 12-10 **Unimplemented:** Read as '0' bit 9 **CEVT:** Comparator 4 Event bit

1 = Comparator event, according to EVPOL<1:0> settings, occurred; disables future triggers and interrupts until the bit is cleared

0 = Comparator event did not occur

bit 8 COUT: Comparator 4 Output bit

When CPOL = 0 (non-inverted polarity):

1 = VIN+ > VIN-0 = VIN+ < VIN-

When CPOL = 1 (inverted polarity):

1 = VIN+ < VIN-0 = VIN+ > VIN-


Note 1: Inputs that are selected and not available will be tied to Vss. See the "Pin Diagrams" section for available inputs for each package.


2: After configuring the comparator, either for a high-to-low or low-to-high COUT transition (EVPOL<1:0> (CMxCON<7:6>) = 10 or 01), the comparator Event bit, CEVT (CMxCON<9>), and the Comparator Combined Interrupt Flag, CMPIF (IFS1<2>), must be cleared before enabling the Comparator Interrupt Enable bit, CMPIE (IEC1<2>).

TABLE 30-38: SPI1 MAXIMUM DATA/CLOCK RATE SUMMARY

| AC CHARACTERISTICS | | | Standard Operating Conditions: 4.5V to 5.5V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ for Extended | | | |
|----------------------|--|---|--|-----|-----|-----|
| Maximum Data Rate | Master Transmit Only (Half-Duplex) | Master Transmit/Receive (Full-Duplex) | Slave Transmit/Receive (Full-Duplex) | CKE | СКР | SMP |
| 25 MHz | Table 30-39 | _ | _ | 0,1 | 0,1 | 0,1 |
| 25 MHz | _ | Table 30-40 | _ | 1 | 0,1 | 1 |
| 25 MHz | _ | Table 30-41 | _ | 0 | 0,1 | 1 |
| 25 MHz | _ | _ | Table 30-42 | 1 | 0 | 0 |
| 25 MHz | _ | _ | Table 30-43 | 1 | 1 | 0 |
| 25 MHz | | _ | Table 30-44 | 0 | 1 | 0 |
| 25 MHz | _ | _ | Table 30-45 | 0 | 0 | 0 |

FIGURE 30-20: SPI1 MASTER MODE (HALF-DUPLEX, TRANSMIT ONLY, CKE = 0) TIMING CHARACTERISTICS





Temperature (C)

32.6 LPRC






FIGURE 33-7: TYPICAL lidle vs. Vdd (EC MODE, 20 MIPS)






FIGURE 33-8: TYPICAL lidle vs. Vdd (EC MODE, 40 MIPS)



28-Lead Plastic Quad Flat, No Lead Package (MM) – 6x6x0.9 mm Body [QFN-S] with 0.40 mm Contact Length

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

| | Units | MILLIMETERS | | | |
|----------------------------|-------|-------------|------|------|--|
| Dimension | MIN | NOM | MAX | | |
| Contact Pitch | Е | 0.65 BSC | | | |
| Optional Center Pad Width | W2 | | | 4.70 | |
| Optional Center Pad Length | T2 | | | 4.70 | |
| Contact Pad Spacing | C1 | | 6.00 | | |
| Contact Pad Spacing | C2 | | 6.00 | | |
| Contact Pad Width (X28) | X1 | | | 0.40 | |
| Contact Pad Length (X28) | Y1 | | | 0.85 | |
| Distance Between Pads | G | 0.25 | | | |

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2124A

64-Lead Very Thin Plastic Quad Flat, No Lead Package (MR) – 9x9x0.9 mm Body [VQFN] With 7.15 x 7.15 Exposed Pad [Also called QFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

| | MILLIMETERS | | | |
|------------------------------------|-------------|------|----------|------|
| Dimensior | MIN | NOM | MAX | |
| Contact Pitch | Е | | 0.50 BSC | |
| Optional Center Pad Width | X2 | | | 7.25 |
| Optional Center Pad Length | Y2 | | | 7.25 |
| Contact Pad Spacing | C1 | | 9.00 | |
| Contact Pad Spacing | C2 | | 9.00 | |
| Contact Pad Width (X64) | X1 | | | 0.30 |
| Contact Pad Length (X64) | Y1 | | | 0.95 |
| Contact Pad to Center Pad (X64) | G1 | 0.40 | | |
| Spacing Between Contact Pads (X60) | G2 | 0.20 | | |
| Thermal Via Diameter | V | | 0.33 | |
| Thermal Via Pitch | EV | | 1.20 | |

Notes:

- Dimensioning and tolerancing per ASME Y14.5M
 BSC: Basic Dimension. Theoretically exact value shown without tolerances.
- 2. For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing C04-2149C [MR]

| SENTx Module | 238 | D | |
|---|-----|---|-------------|
| Shared I/O Port Structure | 143 | Data Address Space | 36 |
| SPIx Module | | Alignment | |
| Type B Timer (Timer2 and Timer4) | 176 | Memory Map for 256-Kbyte Devices | |
| Type B/Type C Timer Pair (32-Bit Timer) | 177 | Memory Map for 32-Kbyte Devices | |
| Type C Timer (Timer3 and Timer5) | 176 | Memory Map for 64/128-Kbyte Devices | |
| UARTx Module | 247 | Near Data Space | |
| User-Programmable Blanking Function | 302 | SFR Space | |
| Watchdog Timer (WDT) | 325 | Width | |
| Brown-out Reset (BOR) | 324 | Data Space | |
| С | | Extended X | 72 |
| | | Memory Arbitration, Bus Master Priority | 73 |
| C Compilers | 000 | Paged Memory Scheme | |
| MPLAB XC | 338 | DC Characteristics | |
| CAN | | Brown-out Reset (BOR) | |
| CAN Module | 055 | CTMU Current Source | |
| Control Registers | | Doze Current (IDOZE) | |
| Message Buffers | | Filter Capacitor (CEFC) Specifications | |
| Word 0 | | High Temperature | |
| Word 1 | | Brown-out Reset (BOR) | |
| Word 2 | | CTMU Current Source | |
| Word 3 | | I/O Pin Input Specifications | |
| Word 5 | | I/O Pin Output Specifications | 407 |
| Word 5 | | Idle Current (IDLE) | |
| Word 7 | | Op Amp/ Comparator x | 411 |
| Word 7 | | Operating Current (IDD) | 405 |
| Modes of Operation Overview | | Operating MIPS vs. Voltage | 404 |
| Characteristics for High-Temperature | 233 | Power-Down Current (IPD) | 405 |
| Devices (+150°C) | 430 | Program Memory | 407 |
| Characteristics for Industrial/Extended Temperatu | | Temperature and Voltage Specifications | 404 |
| Devices (-40°C to +125°C) | | Doze Current (IDOZE) | 405 |
| Charge Time Measurement Unit (CTMU) | | I/O Pin Input Specifications | |
| Charge Time Measurement Unit. See CTMU. | 273 | I/O Pin Output Specifications | |
| Code Examples | | Idle Current (IIDLE) | |
| Port Write/Read | 144 | Internal Band Gap Reference Voltage | |
| PORTA Slew Selections | | Op Amp/Comparator x Specifications | 392 |
| PWM1 Write-Protected Register | | Op Amp/Comparator x Voltage Reference | |
| Unlock Sequence | 200 | Specifications | |
| PWRSAV Instruction Syntax | | Operating Current (IDD) | |
| Code Protection | | Operating MIPS vs. Voltage | |
| CodeGuard Security | | Power-Down Current (IPD) | |
| Comparator Voltage Reference | , | Program Memory | |
| Configuring | 313 | Temperature and Voltage Specifications | |
| Control Registers | | Thermal Operating Conditions | |
| Configuration Bits | | Deadman Timer (DMT) | |
| Description | | Control Registers | 182 |
| Controller Area Network (CAN) | 253 | Deadman Timer. See DMT. | 227 |
| Controller Area Network. See CAN. | | Development Support | 33 <i>1</i> |
| CPU | 21 | Direct Memory Access. See DMA. | |
| Addressing Modes | 21 | DMA Controller | 110 |
| Arithmetic Logic Unit (ALU) | 30 | Channel to Peripheral Associations Control Registers | |
| Control Registers | 25 | | |
| Data Space Addressing | 21 | Supported Peripherals DMAC Registers | 108 |
| DSP Engine | | DMAXCNT | 111 |
| Instruction Set | 21 | DMAXCON | |
| Programmer's Model | 23 | DMAXPAD | |
| CTMU | | DMAxREQ | |
| Control Registers | 281 | DMAXSTAH/L | |
| Customer Change Notification Service | 493 | DMAxSTBH/L | |
| Customer Notification Service | | DMT | 111 |
| Customer Support | 493 | Doze Mode | 125 |
| | | DOLO MIOGO | |