



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	60 MIPs
Connectivity	I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, WDT
Number of I/O	21
Program Memory Size	256КВ (85.5К х 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	A/D 11x10/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SOIC (0.295", 7.50mm Width)
Supplier Device Package	28-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33ev256gm002-e-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Timers/Output Compare/Input Capture

- Nine General Purpose Timers:
 - Five 16-bit and up to two 32-bit timers/counters; Timer3 can provide ADC trigger
- Four Output Compare modules Configurable as Timers/Counters
- Four Input Capture modules

Communication Interfaces

- Two Enhanced Addressable Universal Asynchronous Receiver/Transmitter (UART) modules (6.25 Mbps):
 - With support for LIN/J2602 bus and IrDA®
 - High and low speed (SCI)
- Two SPI modules (15 Mbps):
 - 25 Mbps data rate without using PPS
- One I²C module (up to 1 Mbaud) with SMBus Support
- Two SENT J2716 (Single-Edge Nibble Transmission-Transmit/Receive) module for Automotive Applications
- One CAN module:
 - 32 buffers, 16 filters and three masks

Direct Memory Access (DMA)

- 4-Channel DMA with User-Selectable Priority Arbitration
- UART, Serial Peripheral Interface (SPI), ADC, Input Capture, Output Compare and Controller Area Network (CAN)

Input/Output

- GPIO Registers to Support Selectable Slew Rate I/Os
- Peripheral Pin Select (PPS) to allow Function Remap
- Sink/Source: 8 mA or 12 mA, Pin-Specific for Standard VOH/VOL
- · Selectable Open-Drain, Pull-ups and Pull-Downs
- Change Notice Interrupts on All I/O Pins

Qualification and Class B Support

- AEC-Q100 REVG (Grade 1: -40°C to +125°C) Compliant
- AEC-Q100 REVG (Grade 0: -40°C to +150°C) Compliant
- Class B Safety Library, IEC 60730

Class B Fault Handling Support

- Backup FRC
- · Windowed WDT uses LPRC
- Windowed Deadman Timer (DMT) uses System Clock (System Windowed Watchdog Timer)
- H/W Clock Monitor Circuit
- Oscillator Frequency Monitoring through CTMU (OSCI, SYSCLK, FRC, BFRC, LPRC)
- Dedicated PWM Fault Pin
- Lockable Clock Configuration

Debugger Development Support

- In-Circuit and In-Application Programming
- · Three Complex and Five Simple Breakpoints
- Trace and Run-Time Watch

dsPIC33EVXXXGM00X/10X PRODUCT FAMILIES

The device names, pin counts, memory sizes and peripheral availability of each device are listed in Table 1. The following pages show the devices' pinout diagrams.

TABLE 1: dsPIC33EVXXXGM00X/10X FAMILY DEVICES

Device	Program Memory Bytes	SRAM Bytes	CAN	DMA Channels	16-Bit Timers (T1)	32-Bit Timers	Input Capture	Output Compare	PWM	UART	IdS	I ² C	SENT	10/12-Bit ADC	ADC Inputs	Op Amp/Comparators	CTMU	Security	Peripheral Pin Select (PPS)	General Purpose I/O (GPIO)	External Interrupts	Pins	Packages	
dsPIC33EV32GM002	32K	114	0																					
dsPIC33EV32GM102	321	41	1																					
dsPIC33EV64GM002	61K	8K	0																					
dsPIC33EV64GM102	041	UK	1	4	5	2	4	4	3x2	2	2	1	2	1	11	3/4	1	Intermediate	Y	21	3	28	SPDIP, SOIC,	
dsPIC33EV128GM002	128K	8K	0		-	_		-					_				-		-		-		SSOP, QFN-S	
dsPIC33EV128GM102	12010	on	1																					
dsPIC33EV256GM002	256K	16K	0																					
dsPIC33EV256GM102			1																					
dsPIC33EV32GM004	32K	4K	0																					
dsPIC33EV32GM104			1																					
dsPIC33EV64GM004	64K	8K	0																					
dsPIC33EV64GM104			1	4	5	2	4	4	3x2	2	2	1	2	1	24	4/5	1	Intermediate	Y	35	3	44	TQFP. QFN	
dsPIC33EV128GM004	128K	8K	0						0/2	-	2		-					internetiate			Ŭ	44	rotr, orn	
dsPIC33EV128GM104		-	1																					
dsPIC33EV256GM004	256K	16K	0																					
dsPIC33EV256GM104			1																					
dsPIC33EV32GM006	32K	4K	0																					
dsPIC33EV32GM106			1																					
dsPIC33EV64GM006	64K	8K	0																					
dsPIC33EV64GM106			1	4	5	2	4	4	3x2	2	2	1	2	1	36	4/5	1	Intermediate	Y	53	3	64	TQFP, QFN	
dsPIC33EV128GM006	128K	8K	0		Ĭ																			
dsPIC33EV128GM106			1																					
dsPIC33EV256GM006	256K	16K	0																					
dsPIC33EV256GM106			1																					

TABLE 1-1: PINOUT I/O DESCRIPTIONS

Pin Name	Pin Type	Buffer Type	PPS	Description
AN0-AN19	Ι	Analog	No	Analog input channels.
AN24-AN32		_		
AN48, AN49				
AN51-AN56				
CLKI	I	ST/	No	External clock source input. Always associated with OSC1 pin
CIKO	0	CIVIOS	No	Iunclion. Oscillator crystal output. Connects to crystal or resonator in Crystal
CERO	0		INU	Oscillator mode. Optionally functions as CLKO in RC and FC modes.
				Always associated with OSC2 pin function.
OSC1	I	ST/	No	Oscillator crystal input. ST buffer when configured in RC mode; CMOS
		CMOS		otherwise.
OSC2	I/O		No	Oscillator crystal output. Connects to crystal or resonator in Crystal
				Oscillator mode. Optionally functions as CLKO in RC and EC modes.
REFCLKO	0		Yes	Reference clock output.
IC1-IC4	Ι	ST	Yes	Capture Inputs 1 to 4.
OCFA	Ι	ST	Yes	Compare Fault A input (for compare channels).
OC1-OC4	0		Yes	Compare Outputs 1 to 4.
INT0	Ι	ST	No	External Interrupt 0.
INT1	I	ST	Yes	External Interrupt 1.
INT2		ST	Yes	External Interrupt 2.
RA0-RA4, RA7-RA12	I/O	ST	Yes	PORTA is a bidirectional I/O port.
RB0-RB15	I/O	ST	Yes	PORTB is a bidirectional I/O port.
RC0-RC13, RC15	I/O	ST	Yes	PORTC is a bidirectional I/O port.
RD5-RD6, RD8	I/O	ST	Yes	PORTD is a bidirectional I/O port.
RE12-RE15	I/O	ST	Yes	PORTE is a bidirectional I/O port.
RF0-RF1	I/O	ST	No	PORTF is a bidirectional I/O port.
RG6-RG9	I/O	ST	Yes	PORTG is a bidirectional I/O port.
т1СК	1	ST	No	Timer1 external clock input.
T2CK	i	ST	Yes	Timer2 external clock input.
T3CK	I	ST	No	Timer3 external clock input.
T4CK	I	ST	No	Timer4 external clock input.
T5CK	Ι	ST	No	Timer5 external clock input.
CTPLS	0	ST	No	CTMU pulse output.
CTED1		ST	No	CTMU External Edge Input 1.
CTED2		SI	NO	CTMU External Edge Input 2.
U1CTS		ST	Yes	UART1 Clear-to-Send.
			Yes	UARTI Ready-to-Send.
	0	51	Yes	UARTI receive.
		ст	Vee	
	0	51	Yes	UART2 Clear-to-Send
U2RX	I	ST	Yes	UART2 receive.
U2TX	0		Yes	UART2 transmit.
SCK1	I/O	ST	No	Synchronous serial clock input/output for SPI1.
SDI1	I	ST	No	SPI1 data in.
SDO1	0	—	No	SPI1 data out.
SS1	I/O	ST	No	SPI1 slave synchronization or frame pulse I/O.
Legend: CMOS = CN	IOS co	mpatible	input c	or output Analog = Analog input P = Power
ST = Schmit	t Trigg	er input w	/ith CN	IOS levels O = Output I = Input
PPS = Perip	meral F	rin Select		IIL = IIL Input buffer

Addressing Mode	Description
File Register Direct	The address of the file register is specified explicitly.
Register Direct	The contents of a register are accessed directly.
Register Indirect	The contents of Wn form the Effective Address (EA).
Register Indirect Post-Modified	The contents of Wn form the EA. Wn is post-modified (incremented or decremented) by a constant value.
Register Indirect Pre-Modified	Wn is pre-modified (incremented or decremented) by a signed constant value to form the EA.
Register Indirect with Register Offset (Register Indexed)	The sum of Wn and Wb forms the EA.
Register Indirect with Literal Offset	The sum of Wn and a literal forms the EA.

TABLE 4-45: FUNDAMENTAL ADDRESSING MODES SUPPORTED

4.4.3 MOVE AND ACCUMULATOR INSTRUCTIONS

Move instructions and the DSP accumulator class of instructions provide a greater addressing flexibility than other instructions. In addition to the addressing modes supported by most MCU instructions, move and accumulator instructions also support Register Indirect with Register Offset Addressing mode, also referred to as Register Indexed mode.

Note:	For the MOV instructions, the addressing mode specified in the instruction can differ
	for the source and destination EA. How-
	ever, the 4-bit Wb (Register Offset) field is
	shared by both source and destination
	(but typically only used by one).

In summary, the following addressing modes are supported by move and accumulator instructions:

- Register Direct
- Register Indirect
- Register Indirect Post-Modified
- Register Indirect Pre-Modified
- Register Indirect with Register Offset (Indexed)
- Register Indirect with Literal Offset
- 8-Bit Literal
- 16-Bit Literal

Note: Not all instructions support all the addressing modes given above. Individual instructions may support different subsets of these addressing modes.

4.4.4 MAC INSTRUCTIONS

The dual source operand DSP instructions (CLR, ED, EDAC, MAC, MPY, MPY. N, MOVSAC and MSC), also referred to as MAC instructions, use a simplified set of addressing modes to allow the user application to effectively manipulate the Data Pointers through register indirect tables.

The Two-Source Operand Prefetch registers must be members of the set, {W8, W9, W10, W11}. For data reads, W8 and W9 are always directed to the X RAGU, and W10 and W11 are always directed to the Y AGU. The Effective Addresses generated (before and after modification) must, therefore, be valid addresses within X Data Space for W8 and W9, and Y Data Space for W10 and W11.

Note: Register Indirect with Register Offset Addressing mode is available only for W9 (in X Data Space) and W11 (in Y Data Space).

In summary, the following addressing modes are supported by the ${\tt MAC}$ class of instructions:

- Register Indirect
- Register Indirect Post-Modified by 2
- Register Indirect Post-Modified by 4
- Register Indirect Post-Modified by 6
- Register Indirect with Register Offset (Indexed)

4.4.5 OTHER INSTRUCTIONS

Besides the addressing modes outlined previously, some instructions use literal constants of various sizes. For example, BRA (Branch) instructions use 16-bit signed literals to specify the Branch destination directly, whereas the DISI instruction uses a 14-bit unsigned literal field. In some instructions, such as ULNK, the source of an operand or result is implied by the opcode itself. Certain operations, such as a NOP, do not have any operands.

4.5.3 MODULO ADDRESSING APPLICABILITY

Modulo Addressing can be applied to the Effective Address (EA) calculation associated with any W register. Address boundaries check for addresses equal to:

- The upper boundary addresses for incrementing buffers
- The lower boundary addresses for decrementing buffers

The address boundaries check for addresses less than or greater than the upper (for incrementing buffers) and lower (for decrementing buffers) boundary addresses (not just equal to). Address changes can, therefore, jump beyond boundaries and still be adjusted correctly.

Note:	The modulo corrected Effective Address
	is written back to the register only when
	Pre-Modify or Post-Modify Addressing
	mode is used to compute the Effective
	Address. When an address offset, such as
	[W7 + W2] is used, Modulo Addressing
	correction is performed, but the contents
	of the register remain unchanged.

4.6 Bit-Reversed Addressing

Bit-Reversed Addressing mode is intended to simplify data reordering for radix-2 FFT algorithms. It is supported by the X AGU for data writes only.

The modifier, which can be a constant value or register contents, is regarded as having its bit order reversed. The address source and destination are kept in normal order. Thus, the only operand requiring reversal is the modifier.

4.6.1 BIT-REVERSED ADDRESSING IMPLEMENTATION

Bit-Reversed Addressing mode is enabled when all of these conditions are met:

- BWM<3:0> bits (W register selection) in the MODCON register are any value other than '1111' (the stack cannot be accessed using Bit-Reversed Addressing)
- The BREN bit is set in the XBREV register
- The addressing mode used is Register Indirect with Pre-Increment or Post-Increment

If the length of a bit-reversed buffer is $M = 2^N$ bytes, the last 'N' bits of the data buffer start address must be zeros.

XB<14:0> is the Bit-Reversed Addressing modifier, or 'pivot point', which is typically a constant. In the case of an FFT computation, its value is equal to half of the FFT data buffer size.

Note:	All bit-reversed EA calculations assume
	word-sized data (LSb of every EA is
	always clear). The XB value is scaled
	accordingly to generate compatible (byte)
	addresses.

When enabled, Bit-Reversed Addressing is executed only for Register Indirect with Pre-Increment or Post-Increment Addressing and word-sized data writes. It does not function for any other addressing mode or for byte-sized data and normal addresses are generated instead. When Bit-Reversed Addressing is active, the W Address Pointer is always added to the address modifier (XB) and the offset associated with the Register Indirect Addressing mode is ignored. In addition, as word-sized data is a requirement, the LSb of the EA is ignored (and always clear).

Note:	Modulo Addressing and Bit-Reversed
	Addressing can be enabled simultaneously
	using the same W register, but Bit-
	Reversed Addressing operation will always
	take precedence for data writes when
	enabled.

If Bit-Reversed Addressing has already been enabled by setting the BREN (XBREV<15>) bit, a write to the XBREV register should not be immediately followed by an indirect read operation using the W register that has been designated as the Bit-Reversed Pointer.

The operation of Bit-Reversed Addressing is shown in Figure 4-16 and Table 4-46.

REGISTER 5-5: NVMSRCADRH: NVM DATA MEMORY UPPER ADDRESS REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
—	—	_	_	_	—	—	—				
bit 15	·						bit 8				
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x				
	NVMSRCADR<23:16>										
bit 7							bit 0				
Logondi											

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-8 Unimplemented: Read as '0'

bit 7-0 NVMSRCADRH<23:16>: Data Memory Upper Address bits

REGISTER 5-6: NVMSRCADRL: NVM DATA MEMORY LOWER ADDRESS REGISTER

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x		
			NVMSRC	ADR<15:8>					
bit 15							bit 8		
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	r-0		
		NV	MSRCADR<	7:1>			—		
bit 7							bit 0		
Legend:		r = Reserved	bit						
R = Readable bit W = Writable bit				U = Unimplemented bit, read as '0'					
-n = Value at POR (1' = Bit is set				'0' = Bit is cle	ared	x = Bit is unkr	nown		

bit 15-1 NVMSRCADRL<15:1>: Data Memory Lower Address bits

bit 0 Reserved: Maintain as '0'

6.0 RESETS

- Note 1: This data sheet summarizes the features of the dsPIC33EVXXXGM00X/10X family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Reset" (DS70602) in the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Reset module combines all Reset sources and controls the device Master Reset Signal, SYSRST. The following is a list of device Reset sources:

- POR: Power-on Reset
- BOR: Brown-out Reset
- MCLR: Master Clear Pin Reset
- SWR: RESET Instruction
- WDTO: Watchdog Timer Time-out Reset
- CM: Configuration Mismatch Reset
- TRAPR: Trap Conflict Reset
- IOPUWR: Illegal Condition Device Reset
 - Illegal Opcode Reset
 - Uninitialized W Register Reset
 - Security Reset
 - Illegal Address Mode Reset

A simplified block diagram of the Reset module is shown in Figure 6-1.

Any active source of Reset will make the SYSRST signal active. On system Reset, some of the registers associated with the CPU and peripherals are forced to a known Reset state and some are unaffected.

Note: Refer to the specific peripheral section or Section 4.0 "Memory Organization" of this device data sheet for register Reset states.

All types of device Reset set a corresponding status bit in the RCON register to indicate the type of Reset (see Register 6-1).

A POR clears all the bits, except for the POR and BOR bits (RCON<1:0>) that are set. The user application can set or clear any bit at any time during code execution. The RCON bits only serve as status bits. Setting a particular Reset status bit in software does not cause a device Reset to occur.

The RCON register also has other bits associated with the Watchdog Timer and device power-saving states. The function of these bits is discussed in the other sections of this device data sheet.

Note: The status bits in the RCON register should be cleared after they are read. Therefore, the next RCON register value after a device Reset is meaningful.

Note: In all types of Resets, to select the device clock source, the contents of OSCCON are initialized from the FNOSCx Configuration bits in the FOSCSEL Configuration register.

R/W-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
DMT	_	—	_	_	—	—	—	
bit 15					·		bit 8	
U-0	U-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	
—	—	DAE	DOOVR	—	—	—	—	
bit 7							bit 0	
Legend:								
R = Readable	e bit	W = Writable	bit	U = Unimple	mented bit, read	as '0'		
-n = Value at	POR	'1' = Bit is set	t	'0' = Bit is cle	eared	x = Bit is unknown		
bit 15	DMT: Deadm	an Timer (Soft) Trap Status b	bit				
	1 = Deadmar	i Timer trap ha	s occurred					
	0 = Deadmar	i Timer trap ha	s not occurred	1				
bit 14-6	Unimplemen	ted: Read as	'0'					
bit 5	DAE: DMA A	ddress Error S	oft Trap Status	s bit				
	1 = DMA add	ress error soft	trap has occur	rred				
	0 = DMA add	ress error soft	trap has not o	ccurred				
bit 4	DOOVR: DO Stack Overflow Soft Trap Status bit							
	1 = DO stack	overflow soft tr	ap has occurr	ed				
	0 = DO stack	overflow soft tr	ap has not oc	curred				
bit 3-0	Unimplemen	ted: Read as	'0'					

REGISTER 7-5: INTCON3: INTERRUPT CONTROL REGISTER 3

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1
ROI	DOZE2 ⁽³⁾	DOZE1 ⁽³⁾	DOZE0 ⁽³⁾	DOZEN ^(1,4)	FRCDIV2	FRCDIV1	FRCDIV0
bit 15							bit 8
R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PLLPOST1	PLLPOST0		PLLPRE4	PLLPRE3	PLLPRE2	PLLPRE1	PLLPRE0
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			
bit 15	ROI: Recover 1 = Interrupts 0 = Interrupts	on Interrupt b will clear the I have no effect	it OOZEN bit t on the DOZE	N bit			
UIL 14-12	111 = FCY div 110 = FCY div 101 = FCY div 100 = FCY div 011 = FCY div 010 = FCY div 001 = FCY div 001 = FCY div 000 = FCY div	vided by 128 vided by 64 vided by 32 vided by 16 vided by 8 vided by 4 vided by 2 vided by 1 (def	ault)				
bit 11	DOZEN: Doz 1 = DOZE<2: 0 = Processo	e Mode Enable 0> field specifi r clock and per	e bit ^(1,4) es the ratio be ipheral clock r	tween the peripration are forced	oheral clocks a to 1:1	nd the process	or clocks
bit 10-8	FRCDIV<2:02 111 = FRC di 110 = FRC di 101 = FRC di 100 = FRC di 011 = FRC di 010 = FRC di 010 = FRC di 001 = FRC di 000 = FRC di	Internal Fast vided by 256 vided by 64 vided by 32 vided by 16 vided by 8 vided by 4 vided by 2 (de vided by 1	t RC Oscillator fault)	r Postscaler bit	5		
bit 7-6 bit 5	PLLPOST<1: 11 = Output of 10 = Reserve 01 = Output of 00 = Output of Unimplemen	10>: PLL VCO livided by 8 d livided by 4 livided by 2 ted: Read as ⁴	Output Divide	r Select bits (al	so denoted as	'N2', PLL posts	caler)
Note 1: Th 2: Th 3: D(D(his bit is cleared v his register resets DZE<2:0> bits ca DZE<2:0> are ig	when the ROI I s only on a Pov an only be writt nored.	bit is set and a wer-on Reset en to when th	an interrupt occ (POR). e DOZEN bit is	urs. clear. If DOZE	N = 1, any wri	tes to

REGISTER 9-2: CLKDIV: CLOCK DIVISOR REGISTER⁽²⁾

4: The DOZEN bit cannot be set if DOZE<2:0> = 000. If DOZE<2:0> = 000, any attempt by user software to set the DOZEN bit is ignored.

Input Name ⁽¹⁾	Function Name	Register	Configuration Bits
External Interrupt 1	INT1	RPINR0	INT1R<7:0>
External Interrupt 2	INT2	RPINR1	INT2R<7:0>
Timer2 External Clock	T2CK	RPINR3	T2CKR<7:0>
Input Capture 1	IC1	RPINR7	IC1R<7:0>
Input Capture 2	IC2	RPINR7	IC2R<7:0>
Input Capture 3	IC3	RPINR8	IC3R<7:0>
Input Capture 4	IC4	RPINR8	IC4R<7:0>
Output Compare Fault A	OCFA	RPINR11	OCFAR<7:0>
PWM Fault 1	FLT1	RPINR12	FLT1R<7:0>
PWM Fault 2	FLT2	RPINR12	FLT2R<7:0>
UART1 Receive	U1RX	RPINR18	U1RXR<7:0>
UART2 Receive	U2RX	RPINR19	U2RXR<7:0>
SPI2 Data Input	SDI2	RPINR22	SDI2R<7:0>
SPI2 Clock Input	SCK2	RPINR22	SCK2R<7:0>
SPI2 Slave Select	SS2	RPINR23	SS2R<7:0>
CAN1 Receive	C1RX	RPINR26	C1RXR<7:0>
PWM Sync Input 1	SYNCI1	RPINR37	SYNCI1R<7:0>
PWM Dead-Time Compensation 1	DTCMP1	RPINR38	DTCMP1R<7:0>
PWM Dead-Time Compensation 2	DTCMP2	RPINR39	DTCMP2R<7:0>
PWM Dead-Time Compensation 3	DTCMP3	RPINR39	DTCMP3R<7:0>
SENT1 Input	SENT1R	RPINR44	SENT1R<7:0>
SENT2 Input	SENT2R	RPINR45	SENT2R<7:0>

Note 1: Unless otherwise noted, all inputs use the Schmitt Trigger input buffers.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SCK2R7	SCK2R6	SCK2R5	SCK2R4	SCK2R3	SCK2R2	SCK2R1	SCK2R0
bit 15		·			·		bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SDI2R	SDI2R6	SDI2R5	SDI2R4	SDI2R3	SDI2R2	SDI2R1	SDI2R0
bit 7							bit 0
Legend:							
R = Readable bit		W = Writable	bit	U = Unimplemented bit, read as '0'			
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
bit 15-8 bit 7-0	SCK2R<7:0> (see Table 11 10110101 = 00000001 = 00000000 = SDI2R<7:0>: (see Table 11 10110101 = 00000001 = 00000001 =	: Assign SPI2 -2 for input pin Input tied to RI Input tied to CI Input tied to Vs Assign SPI2 E -2 for input pin Input tied to RI Input tied to CI Input tied to Vs	Clock Input (S selection num PI181 MP1 SS Data Input (SD selection num PI181 MP1 SS	SCK2) to the Conbers)	orresponding Rf	Pn Pin bits Pin bits	

REGISTER 11-10: RPINR22: PERIPHERAL PIN SELECT INPUT REGISTER 22

17.1.2 WRITE-PROTECTED REGISTERS

On dsPIC33EVXXXGM00X/10X family devices, write protection is implemented for the IOCONx and FCLCONx registers. The write protection feature prevents any inadvertent writes to these registers. This protection feature can be controlled by the PWMLOCK Configuration bit (FDEVOPT<0>). The default state of the write protection feature is enabled (PWMLOCK = 1). The write protection feature can be disabled by configuring PWMLOCK = 0. To gain write access to these locked registers, the user application must write two consecutive values (0xABCD and 0x4321) to the PWMKEY register to perform the unlock operation. The write access to the IOCONx or FCLCONx registers must be the next SFR access following the unlock process. There can be no other SFR accesses during the unlock process and subsequent write access. To write to both the IOCONx and FCLCONx registers requires two unlock operations.

The correct unlocking sequence is described in Example 17-1.

EXAMPLE 17-1: PWM1 WRITE-PROTECTED REGISTER UNLOCK SEQUENCE

; FLT32 pin must be pu ; Writing to FCLCON1 r	alled low externally in order to clear and disable the fault register requires unlock sequence
<pre>mov #0xabcd, w10 mov #0x4321, w11 mov #0x0000, w0 mov w10, PWMKEY mov w11, PWMKEY mov w0, FCLCON1</pre>	<pre>; Load first unlock key to w10 register ; Load second unlock key to w11 register ; Load desired value of FCLCON1 register in w0 ; Write first unlock key to PWMKEY register ; Write second unlock key to PWMKEY register ; Write desired value to FCLCON1 register</pre>
; Set PWM ownership ar ; Writing to IOCON1 re	nd polarity using the IOCON1 register egister requires unlock sequence
<pre>mov #0xabcd, w10 mov #0x4321, w11 mov #0xF000, w0 mov w10, PWMKEY mov w11, PWMKEY mov w0, IOCON1</pre>	<pre>; Load first unlock key to w10 register ; Load second unlock key to w11 register ; Load desired value of IOCON1 register in w0 ; Write first unlock key to PWMKEY register ; Write second unlock key to PWMKEY register ; Write desired value to IOCON1 register</pre>

dsPIC33EVXXXGM00X/10X FAMILY

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
EID5	EID4	EID3	EID2	EID1	EID0	RTR	RB1
bit 15	-				·		bit 8
U-x	U-x	U-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—	—	RB0	DLC3	DLC2	DLC1	DLC0
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable bit		U = Unimplemented bit, read as '0'			
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
bit 15-10	EID<5:0>: Ex	tended Identifi	er bits				
bit 9	RTR: Remote	e Transmission	Request bit				
	When IDE = 2	<u>1:</u>					
	1 = Message	will request rer	mote transmis	ssion			
	0 = Normal m	nessage					
	When IDE = $($	<u>):</u>					
		s ignored.					
bit 8	RB1: Reserve	ed Bit 1					
	User must se	t this bit to '0' p	er CAN proto	ocol.			
bit 7-5	Unimplemen	ted: Read as '	0'				
bit 4	RB0: Reserve	ed Bit 0					
	User must se	t this bit to '0' p	er CAN proto	ocol.			

BUFFER 22-3: CANx MESSAGE BUFFER WORD 2

bit 3-0	DLC<3:0>: Data Length Code bits

BUFFER 22-4: CANx MESSAGE BUFFER WORD 3

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			Byte ⁻	1<15:8>			
bit 15							bit 8
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
			Byte	0<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit		vit	U = Unimpler	nented bit, rea	ad as '0'		
-n = Value at POR '1' = Bit is set			'0' = Bit is cle	ared	x = Bit is unki	nown	

bit 15-8 Byte 1<15:8>: CANx Message Byte 1 bits

bit 7-0 Byte 0<7:0>: CANx Message Byte 0 bits

REGISTER 25-4: CMxMSKSRC: COMPARATOR x MASK SOURCE SELECT **CONTROL REGISTER**

U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	RW-0
—	—	—	—	SELSRCC3	SELSRCC2	SELSRCC1	SELSRCC0
bit 15							bit 8

| R/W-0 |
|----------|----------|----------|----------|----------|----------|----------|----------|
| SELSRCB3 | SELSRCB2 | SELSRCB1 | SELSRCB0 | SELSRCA3 | SELSRCA2 | SELSRCA1 | SELSRCA0 |
| bit 7 | | | | | | | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

0'
(

bit 15-12	Unimplemented: Read as '0'
bit 11-8	SELSRCC<3:0>: Mask C Input Select bits
	1111 = FLT4
	1110 = FLT2
	1101 = Reserved
	1100 = Reserved
	1011 = Reserved
	1010 = Reserved
	1001 = Reserved
	1000 = Reserved
	0111 = Reserved
	0110 = Reserved
	0101 = PWM3H
	0100 = PWM3L
	0011 = PWM2H
	0010 = PWM2L
	0001 = PWM1H
	0000 = PWM1L
bit 7-4	SELSRCB<3:0>: Mask B Input Select bits
	1111 = FLT4
	1110 = FLT2
	1101 = Reserved
	1100 = Reserved
	1011 = Reserved
	1010 = Reserved
	1001 = Reserved
	1000 = Reserved
	0111 = Reserved
	0110 = Reserved
	0101 = PWM3H
	0100 = PWM3L
	0011 = PWM2H
	0010 = PWM2L
	0001 = PWM1H
	0000 = PWM1L

Bit Field	Register	Description
OSCIOFNC	FOSC	OSC2 Pin Function bit (except in XT and HS modes) 1 = OSC2 is the clock output 0 = OSC2 is the general purpose digital I/O pin
IOL1WAY	FOSC	Peripheral Pin Select Configuration bit 1 = Allows only one reconfiguration 0 = Allows multiple reconfigurations
FCKSM<1:0>	FOSC	Clock Switching Mode bits 1x = Clock switching is disabled, Fail-Safe Clock Monitor is disabled 01 = Clock switching is enabled, Fail-Safe Clock Monitor is disabled 00 = Clock switching is enabled, Fail-Safe Clock Monitor is enabled
PLLKEN	FOSC	PLL Lock Wait Enable bit 1 = Clock switches to the PLL source; will wait until the PLL lock signal is valid 0 = Clock switch will not wait for PLL lock
WDTPS<3:0>	FWDT	Watchdog Timer Postscaler bits 1111 = 1:32,768 1110 = 1:16,384 • • • • • • • • • • • • •
WDTPRE	FWDT	Watchdog Timer Prescaler bit 1 = 1:128 0 = 1:32
FWDTEN<1:0>	FWDT	 Watchdog Timer Enable bits 11 = WDT is enabled in hardware 10 = WDT is controlled through the SWDTEN bit 01 = WDT is enabled only while device is active and disabled in Sleep; the SWDTEN bit is disabled 00 = WDT and the SWDTEN bit are disabled
WINDIS	FWDT	Watchdog Timer Window Enable bit 1 = Watchdog Timer is in Non-Window mode 0 = Watchdog Timer is in Window mode
WDTWIN<1:0>	FWDT	Watchdog Timer Window Select bits 11 = WDT window is 25% of WDT period 10 = WDT window is 37.5% of WDT period 01 = WDT window is 50% of WDT period 00 = WDT window is 75% of WDT period
BOREN	FPOR	Brown-out Reset (BOR) Detection Enable bit 1 = BOR is enabled 0 = BOR is disabled
ICS<1:0>	FICD	ICD Communication Channel Select bits 11 = Communicates on PGEC1 and PGED1 10 = Communicates on PGEC2 and PGED2 01 = Communicates on PGEC3 and PGED3 00 = Reserved, do not use
DMTIVT<15:0>	FDMTINTVL	Lower 16 Bits of 32-Bit Field that Configures the DMT Window Interval bits
DMTIVT<31:16>	FDMTINTVH	Upper 16 Bits of 32-Bit Field that Configures the DMT Window Interval bits
DMTCNT<15:0>	FDMTCNTL	Lower 16 Bits of 32-Bit Field that Configures the DMT Instruction Count Time-out Value bits

TABLE 27-2:	dsPIC33EVXXXGM00X/10X CONFIGURATION BITS DESCRIPTION (C	CONTINUED)
-------------	---------------------------------------------------------	------------







dsPIC33EVXXXGM00X/10X FAMILY





FIGURE 32-48: TYPICAL INL (VDD = 5.5V, +125°C)



32.19 ADC Gain Offset Error





© 2013-2016 Microchip Technology Inc.







CxFMSKSEL1 (CANx Filters 7-0 Mask
Selection 1)269
CxFMSKSEL2 (CANx Filters 15-8 Mask
Selection 2)
CXINTE (CANX Interrupt Enable)
CXINTF (CANX Interrupt Flag)
CXRXFnEID (CANX Acceptance Filter n
Extended Identifier)
Standard Identifier)
CvRXEIII 1 (CANy Receive Buffer Full 1) 272
CVRXFUL 2 (CANY Receive Buffer Full 2) 272
CYRXMpEID (CANy Acceptance Filter Mask n
Extended Identifier) 271
CxRXMnSID (CANx Accentance Filter Mask n
Standard Identifier) 271
CxRXOVF1 (CANx Receive Buffer
Overflow 1) 273
CxRXOVF2 (CANx Receive Buffer
Overflow 2)
CxTRmnCON (CANx TX/RX Buffer mn Control) 274
CxVEC (CANx Interrupt Code)
DEVID (Device ID)
DEVREV (Device Revision)
DMALCA (DMA Last Channel Active Status)
DMAPPS (DMA Ping-Pong Status) 121
DMAPWC (DMA Peripheral Write
Collision Status)
DMARQC (DMA Request Collision Status) 119
DMAxCNT (DMA Channel x Transfer Count) 116
DMAxCON (DMA Channel x Control)112
DMAxPAD (DMA Channel x
Peripheral Address) 116
DMAxREQ (DMA Channel x IRQ Select) 113
DMAxSTAH (DMA Channel x
Start Address A, High) 114
DMAxSTAL (DMA Channel x
Start Address A, Low) 114
DMAxSTBH (DMA Channel x
Start Address B, High) 115
DMAxSTBL (DMA Channel x
Start Address B, Low)
DMTCLR (Deadman Timer Clear)
DMTCNTH (Deadman Timer Count High)
DMTCNTL (Deadman Timer Count Low)
DMTCON (Deadman Timer Control)
DMTHOLDREG (DMT Hold)
DMTPRECLR (Deauman Timer Preclear)
Status High)
DMTDSCNTL (DMT Doot Configure Count
Status Low) 186
DMTPSINT//H (DMT Post Configure Interval
Status High) 187
DMTPSINTVL (DMT Post Configure Interval
Status Low) 187
DMTSTAT (Deadman Timer Status) 184
DSADRH (DMA Most Recent RAM
High Address) 117
DSADRL (DMA Most Recent RAM
Low Address)117
DTRx (PWMx Dead-Time)
FCLCONx (PWMx Fault Current-Limit Control)215
I2CxCON1 (I2Cx Control 1)
I2CxCON2 (I2Cx Control 2)

I2CxMSK (I2Cx Slave Mode Address Mask)	235
I2CxSTAT (I2Cx Status)	234
ICxCON1 (Input Capture x Control 1)	190
ICxCON2 (Input Capture x Control 2)	191
INTCON1 (Interrupt Control 1)	103
INTCON2 (Interrupt Control 2)	105
INTCON3 (Interrupt Control 3)	106
INTCON4 (Interrupt Control 4)	107
INTTREG (Interrupt Control and Status)	108
IOCONx (PWMx I/O Control)	213
LEBCONx (PWMx Leading-Edge Blanking	
Control)	217
LEBDLYx (PWMx Leading-Edge Blanking	
Delay)	218
MDC (PWMx Master Duty Cycle)	207
NVMADR (NVM Lower Address)	. 88
NVMADRU (NVM Upper Address)	. 88
NVMCON (NVM Control)	. 86
NVMKEY (NVM Key)	. 89
NVMSRCADRH (NVM Data Memory	
Upper Address)	. 90
NVMSRCADRL (NVM Data Memory	
Lower Address)	. 90
OCxCON1 (Output Compare x Control 1)	194
OCxCON2 (Output Compare x Control 2)	196
OSCCON (Oscillator Control)	126
OSCTUN (FRC Oscillator Tuning)	131
PDCx (PWMx Generator Duty Cycle)	210
PHASEx (PWMx Primary Phase-Shift)	210
PLLEBD (PLL Feedback Divisor)	130
PMD1 (Peripheral Module Disable Control 1)	136
PMD2 (Peripheral Module Disable Control 2)	137
PMD3 (Peripheral Module Disable Control 3)	138
PMD4 (Peripheral Module Disable Control 4)	138
PMD6 (Peripheral Module Disable Control 6)	139
PMD7 (Peripheral Module Disable Control 7)	140
PMD8 (Peripheral Module Disable Control 8)	141
PTCON (PWMx Time Base Control)	204
PTCON2 (PWMx Primary Master Clock	-01
Divider Select)	205
PTPER (PWMx Primary Master Time Base	200
Period)	206
PWMCONx (PWMx Control)	208
RCON (Reset Control)	93
REFOCON (Reference Oscillator Control)	132
RPINR0 (Perinheral Pin Select Input 0)	153
RPINR1 (Perinheral Pin Select Input 1)	153
RPINR11 (Perinheral Pin Select Input 11)	157
RPINR12 (Perinheral Pin Select Input 12)	158
RPINR18 (Perinheral Pin Select Input 18)	150
RDIND10 (Derinheral Pin Select Input 10)	150
RPINR22 (Perinheral Pin Select Input 22)	160
RDIND23 (Derinheral Pin Select Input 23)	161
RPIND26 (Perinheral Pin Select Input 26)	161
PDIND3 (Peripheral Pin Select Input 20)	154
RPINR3 (Peripheral Pin Select Input 3)	162
PDIND38 (Deripheral Din Select Input 38)	162
PDIND30 (Peripheral Pin Select Input 30)	162
RFINR39 (Felipheral Fill Select Input 39)	164
PDIND45 (Deripheral Din Select Input 45)	164
DDIND7 (Derinheral Din Select Input 7)	104
PDINDS (Derinheral Din Salast Input 9)	100
REAL AND A CHARACTER AND A CH	001
REORD (Peripheral Pill Select Output 0)	165
PDOP1 (Deriphoral Din Scloet Output 1)	165
RPOR1 (Peripheral Pin Select Output 1)	165 165