

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Details	
Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	70 MIPs
Connectivity	CANbus, I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, WDT
Number of I/O	21
Program Memory Size	256КВ (85.5К х 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	A/D 11x10/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-VQFN Exposed Pad
Supplier Device Package	28-QFN-S (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33ev256gm102-i-mm

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

CPU Control Registers 3.6

R/W-0	R/W-0	R/W-0	R/W-0	R/C-0	R/C-0	R-0	R/W-0
0A	ОВ	SA ⁽³⁾	SB ⁽³⁾	OAB	SAB	DA	DC
bit 15	00	0,1	08	0,18	0,10	BA	bit 8
							bit (
R/W-0	R/W-0	R/W-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
IPL2 ^(1,2)) IPL1 ^(1,2)	IPL0 ^(1,2)	RA	N	OV	Z	С
bit 7							bit (
Lonordi			- h:4				
Legend:		C = Clearable			nonted bit was		
R = Reada		W = Writable		-	mented bit, rea		
-n = Value	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15	OA: Accumu	lator A Overflo	w Status bit				
	1 = Accumul	ator A has over	flowed				
	0 = Accumul	ator A has not	overflowed				
bit 14	OB: Accumu	lator B Overflo	w Status bit				
		ator B has over					
		ator B has not o					
bit 13	SA: Accumu	lator A Saturati	on 'Sticky' Sta	atus bit ⁽³⁾			
		ator A is satura ator A is not sa		en saturated at	some time		
bit 12	SB: Accumu	lator B Saturati	on 'Sticky' Sta	atus bit ⁽³⁾			
		ator B is satura ator B is not sa		en saturated at	some time		
bit 11	0AB: OA (OB Combined A	Accumulator C	Overflow Status	bit		
		ator A or B has					
	0 = Accumul	ator A and B ha	ave not overflo	owed			
bit 10	SAB: SA S	B Combined A	ccumulator 'S	ticky' Status bit			
		ator A or B is s ator A and B ha			ed at some tim	ie	
bit 9	DA: DO Loop	Active bit					
		s in progress s not in progres	s				
bit 8	-	U Half Carry/B					
		•		(for byte-sized o	data) or 8 th Iow	order bit (for wo	ord-sized data
		sult occurred	11-		,		
				bit (for byte-siz	ed data) or 8 ^{ti}	^h low-order bit (1	for word-size
	data) of	the result occu	rred				
	The IPL<2:0> bits Level. The value i						
	The IPL<2:0> Sta	-					
	Δ data write to the		-		-	-	nd SB or by

3: A data write to the SR register can modify the SA and SB bits by either a data write to SA and SB or by clearing the SAB bit. To avoid a possible SA or SB bit write race condition, the SA and SB bits should not be modified using the bit operations.

TABLE 4-26: DMAC REGISTER MAP (CONTINUED)

			Bit 0	Resets			
LSTCH<3:0>	LSTC	CH<3:0>		000F			
DSADR<15:0>							
				0000			
	_	LST	LSTCH<3:0>	LSTCH<3:0>			

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-27: PWM REGISTER MAP

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PTCON	0C00	PTEN	—	PTSIDL	SESTAT	SEIEN	EIPU	SYNCPOL	SYNCOEN	SYNCEN	SYNCSRC2	SYNCSRC1	SYNCSRC0	SEVTPS3	SEVTPS2	SEVTPS1	SEVTPS0	0000
PTCON2	0C02	_	_		_	-	—	_	_	_	_	_	_	_	F	PCLKDIV<2:0	>	0000
PTPER	0C04									PTPER<	<15:0>							FFF8
SEVTCMP	0C06									SEVTCM	P<15:0>							0000
MDC	0C0A									MDC<1	15:0>							0000
CHOP	0C1A	CHPCLKEN	_		_	-	—	CHOPCLK9	CHOPCLK8	CHOPCLK7	CHOPCLK6	CHOPCLK5	CHOPCLK4	CHOPCLK3	CHOPCLK2	CHOPCLK1	CHOPCLK0	0000
PWMKEY	0C1E	E PWMKEY<15:0> 0								0000								

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-28: PWM GENERATOR 1 REGISTER MAP

20 FLTSTAT 22 PENH 24 — 26	CLSTAT PENL CLSRC4	TRGSTAT POLH CLSRC3	FLTIEN POLL	CLIEN PMOD1	TRGIEN	ITB	MDCS									
24 —				PMOD1			IVIDUS	DTC1	DTC0	DTCP		-	CAM	XPRES	IUE	0000
	CLSRC4	CLSRC3			PMOD0	OVRENH	OVRENL	OVRDAT1	OVRDAT0	FLTDAT1	FLTDAT0	CLDAT1	CLDAT0	SWAP	OSYNC	0000
26			CLSRC2	CLSRC1	CLSRC0	CLPOL	CLMOD	FLTSRC4	FLTSRC3	FLTSRC2	FLTSRC1	FLTSRC0	FLTPOL	FLTMOD1	FLTMOD0	0000
							PDC	1<15:0>								0000
28							PHASI	E1<15:0>								0000
2A —	_							DTR1	<13:0>							0000
2C —	_							ALTDT	R1<13:0>							0000
32							TRGC	MP<15:0>								0000
34 TRGDIV3	TRGDIV2	TRGDIV1	TRGDIV0	_	_	_	_	_	_	TRGSTRT5	TRGSTRT4	TRGSTRT3	TRGSTRT2	TRGSTRT1	TRGSTRT0	0000
38							PWMC	AP1<15:0>								0000
3A PHR	PHF	PLR	PLF	FLTLEBEN	CLLEBEN	_	_	_	_	BCH	BCL	BPHH	BPHL	BPLH	BPLL	0000
3C —	—	-	_						LEB<	11:0>						0000
3E —	—	-	_	BLANKSEL3	BLANKSEL2	BLANKSEL1	BLANKSEL0	—	_	CHOPSEL3	CHOPSEL2	CHOPSEL1	CHOPSEL0	CHOPHEN	CHOPLEN	0000
2A 2C 32 34 38 3A 3C 3E	3	3 2 4 TRGDIV3 TRGDIV2 3 4 PHR PHF 2 4 PHR PHF 5 6	3 2 4 TRGDIV3 TRGDIV2 TRGDIV1 3 4 PHR PHF PLR 2 4 PHR PHF PLR 5 6	3 2 2 4 TRGDIV3 TRGDIV2 TRGDIV1 TRGDIV0 3 4 PHR PHF PLR PLF 5	3 2 4 TRGDIV3 TRGDIV2 TRGDIV1 TRGDIV0 3 4 PHR PHF PLR PLF FLTLEBEN 2 3 BLANKSEL3	3 2 4 TRGDIV3 TRGDIV2 TRGDIV1 TRGDIV0 3 4 PHR PHF PLR PLF FLTLEBEN CLLEBEN 2 3 BLANKSEL3 BLANKSEL2	3 2 2 4 TRGDIV3 TRGDIV2 TRGDIV1 TRGDIV0 3 4 PHR PHF PLR PLF FLTLEBEN CLLEBEN 2	3 PHASI 4 2 TRGCIV 4 TRGDIV3 TRGDIV2 TRGDIV1 TRGDIV0 3 PWMC/ 4 PHR PHF PLR PLF FLTLEBEN CLLEBEN 2	Bit Markowski k PHASE 1<15:0> A — — DTR1 C — — ALTDTF 2 — — ALTDTF 2 TRGDIV3 TRGDIV2 TRGDIV1 TRGDIV0 — — — — 3 Markowski A PHR PHF PLF FLTLEBEN CLLEBEN — — — C — — — — — — — — C — — — — — — — —	Bit Markowski filo PHASE1<15:0> A — — DTR1<13:0> C — — ALTDTR1<13:0> C — — ALTDTR1<13:0> C — — — ITRGDIV3 TRGDIV2 TRGDIV1 TRGDIV0 — — — — — — ITRGDIV3 TRGDIV2 TRGDIV1 TRGDIV0 — — — — — — — — — — — — —	Bit Markowski fille PHASE1<15:0> Markowski fille DTR1<13:0> Markowski fille ALTDTR1<13:0> Markowski fille ALTDTR1<13:0> Markowski fille ALTDTR1<13:0> Markowski fille TRGDIV3 TRGDIV3 TRGDIV1 TRGDIV4 TRGDIV0 — — Markowski TRGDIV1 TRGDIV3 TRGDIV1 TRGDIV4 TRGDIV0 — — Markowski TRGDIV1 TRGDIV4 TRGDIV0 — — Markowski —	Bit Network PHASE1<15:0> A — — DTR1<13:0> C — — ALTDTR1<13:0> C — — ALTDTR1<13:0> C — — ALTDTR1<13:0> C — — ALTDTR1<13:0> C — — — ALTDTR1<13:0> C — — — — ALTDTR1<13:0> C — — — — — ITRGCMP<15:0> I TRGDIV3 TRGDIV1 TRGDIV0 — — — — — — MCAP1 TRGSTRT4 PHR PHF PLR PLF FLTLEBEN CLLEBEN — — — BCH BCL C — — — — — _ LEB<11:0>	Bit Notes PHASE 1<15:0> DTR1<13:0> DTR1<13:0> DTR1<13:0> ALTDTR1<13:0> DTR1 ALTDTR1<13:0> ALTDTR1<13:0> DTR1 DTR1 DTR1 DTR1 DTR1 DTR1 DTR1 DTR1 DTR1 DTR1 DTR1 DTR1 DTR1 DTR1 DTR1 DTR1 DTR1 DTR1 DTR1 DTR1	Bit Notes Second Se	B PHASE1<15:0> A — — DTR1<13:0> C — — ALTDTR1<13:0> C — — ALTDTR1<13:0> C — — ALTDTR1<13:0> C — — — ALTDTR1<13:0> C — — — — ALTDTR1 TRGSTRT5 TRGSTRT3 TRGSTRT3 TRGSTRT2 TRGSTRT1 V V PHR PHF PLR PLF FLTLEBEN CLLEBEN — — — M BCL BPHH BPHL BPLH V — — — — — — LEB<11:0> U	B PHASE1<15:0> A DTR1<13:0> C ALTDTR1<13:0> 2 COMP<15:0> 4 TRGCMP<15:0> 5 TRGDIV2 TRGDIV1 TRGDIV0

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

REGISTER 9-2: CLKDIV: CLOCK DIVISOR REGISTER⁽²⁾ (CONTINUED)

- **Note 1:** This bit is cleared when the ROI bit is set and an interrupt occurs.
 - 2: This register resets only on a Power-on Reset (POR).
 - **3:** DOZE<2:0> bits can only be written to when the DOZEN bit is clear. If DOZEN = 1, any writes to DOZE<2:0> are ignored.
 - 4: The DOZEN bit cannot be set if DOZE<2:0> = 000. If DOZE<2:0> = 000, any attempt by user software to set the DOZEN bit is ignored.

11.4 Slew Rate Selection

The slew rate selection feature allows the device to have control over the slew rate selection on the required I/O pin which supports this feature. For this purpose, for each I/O port, there are two registers: SR1x and SR0x, which configure the selection of the slew rate. The register outputs are directly connected to the associated I/O pins, which support the slew rate selection function. The SR1x register specifies the MSb and the SR0x register provides the LSb of the 2-bit field that selects the desired slew rate. For example, slew rate selections for PORTA are as follows:

EXAMPLE 11-2: SLEW RATE SELECTIONS FOR PORTA

SR1Ax, SR0Ax = 00 = Fastest Slew rate SR1Ax, SR0Ax = 01 = 4x slower Slew rate SR1Ax, SR0Ax = 10 = 8x slower Slew rate SR1Ax, SR0Ax = 11 = 16x slower Slew rate

11.5 Peripheral Pin Select (PPS)

A major challenge in general purpose devices is providing the largest possible set of peripheral features while minimizing the conflict of features on I/O pins. The challenge is even greater on low pin count devices. In an application where more than one peripheral needs to be assigned to a single pin, inconvenient work arounds in application code, or a complete redesign, may be the only option.

The Peripheral Pin Select (PPS) configuration provides an alternative to these choices by enabling peripheral set selection and their placement on a wide range of I/O pins. By increasing the pinout options available on a particular device, users can better tailor the device to their entire application, rather than trimming the application to fit the device.

The PPS configuration feature operates over a fixed subset of digital I/O pins. Users may independently map the input and/or output of most digital peripherals to any one of these I/O pins. Hardware safeguards are included that prevent accidental or spurious changes to the peripheral mapping after it has been established.

11.5.1 AVAILABLE PINS

The number of available pins is dependent on the particular device and its pin count. Pins that support the PPS feature include the designation, "RPn" or "RPIn", in their full pin designation, where "n" is the remappable pin number. "RP" is used to designate pins that support both remappable input and output functions, while "RPI" indicates pins that support remappable input functions only.

11.5.2 AVAILABLE PERIPHERALS

The peripherals managed by the PPS are all digital only peripherals. These include general serial communications (UART and SPI), general purpose timer clock inputs, timer related peripherals (input capture and output compare) and Interrupt-on-Change (IOC) inputs.

In comparison, some digital only peripheral modules are never included in the PPS feature, because the peripheral's function requires special I/O circuitry on a specific port and cannot be easily connected to multiple pins. These modules include I²C and the PWM. A similar requirement excludes all modules with analog inputs, such as the ADC Converter.

A key difference between the remappable and nonremappable peripherals is that the remappable peripherals are not associated with a default I/O pin. The peripheral must always be assigned to a specific I/O pin before it can be used. In contrast, the non-remappable peripherals are always available on a default pin, assuming that the peripheral is active and not conflicting with another peripheral.

When a remappable peripheral is active on a given I/O pin, it takes priority over all the other digital I/O and digital communication peripherals associated with the pin. Priority is given regardless of the type of peripheral that is mapped. Remappable peripherals never take priority over any analog functions associated with the pin.

11.5.3 CONTROLLING PERIPHERAL PIN SELECT

The PPS features are controlled through two sets of SFRs: one to map the peripheral inputs and the other to map the outputs. Because they are separately controlled, a particular peripheral's input and output (if the peripheral has both) can be placed on any selectable function pin without constraint.

The association of a peripheral to a peripheral-selectable pin is handled in two different ways, depending on whether an input or output is being mapped.

11.5.4 INPUT MAPPING

The inputs of the PPS options are mapped on the basis of the peripheral. That is, a control register associated with a peripheral dictates the pin it will be mapped to. The RPINRx registers are used to configure peripheral input mapping (see Table 11-1 and Register 11-1 through Register 11-17). Each register contains sets of 8-bit fields, with each set associated with one of the remappable peripherals. Programming a given peripheral's bit field with an appropriate 8-bit value maps the RPn pin with the corresponding value to that peripheral. For any given device, the valid range of values for any bit field corresponds to the maximum number of Peripheral Pin Selects supported by the device.

REGISTER 11-6: RPINR11: PERIPHERAL PIN SELECT INPUT REGISTER 11

bit 15							bit 8
—	—	—	—	—	—	—	—
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			OCFAI	R<7:0>			
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-8 Unimplemented: Read as '0'

bit 7-0 OCFAR<7:0>: Assign Output Compare Fault A (OCFA) to the Corresponding RPn Pin bits (see Table 11-2 for input pin selection numbers) 10110101 = Input tied to RPI181 •

> 00000001 = Input tied to CMP1 00000000 = Input tied to Vss

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			SYNC	I1R<7:0>			
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	_	_	_	_		_	—
bit 7							bit C
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplei	mented bit, rea	d as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown
bit 15-8	(see Table 1 10110101 = 00000001 =	:0>: Assign PW 1-2 for input pin Input tied to RF Input tied to CM Input tied to Vs	selection nur PI181 MP1		o the Correspor	nding RPn Pin b	bits

REGISTER 11-13: RPINR37: PERIPHERAL PIN SELECT INPUT REGISTER 37

bit 7-0 Unimplemented: Read as '0'

REGISTER 11-14: RPINR38: PERIPHERAL PIN SELECT INPUT REGISTER 38

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			DTCM	P1R<7:0>			
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
		_	_				—
bit 7							bit 0
Legend:							
R = Readabl	e bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'	
R = Readabl -n = Value at		W = Writable '1' = Bit is set		U = Unimpler '0' = Bit is cle		l as '0' x = Bit is unkr	nown
	DTCMP1R< (see Table 1 10110101 =	'1' = Bit is set 7:0>: Assign PV 1-2 for input pin Input tied to RF	VM Dead-Tirr selection nur PI181	'0' = Bit is cle	ared	x = Bit is unkr	-
-n = Value at	DTCMP1R< (see Table 1 10110101 = 00000001 =	'1' = Bit is set 7:0>: Assign PV 1-2 for input pin	WM Dead-Tirr selection nur PI181 MP1	'0' = Bit is cle	ared	x = Bit is unkr	-

bit 7-0 Unimplemented: Read as '0'

13.0 TIMER2/3 AND TIMER4/5

- Note 1: This data sheet summarizes the features of the dsPIC33EVXXXGM00X/10X family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Timers" (DS70362) in the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

These modules are 32-bit timers, which can also be configured as four independent, 16-bit timers with selectable operating modes.

As a 32-bit timer, Timer2/3 and Timer4/5 operate in the following three modes:

- Two Independent 16-Bit Timers (e.g., Timer2 and Timer3) with all 16-Bit Operating modes (except Asynchronous Counter mode)
- Single 32-Bit Timer
- Single 32-Bit Synchronous Counter

They also support these features:

- Timer Gate Operation
- Selectable Prescaler Settings
- Timer Operation during Idle and Sleep modes
- · Interrupt on a 32-Bit Period Register Match
- Time Base for Input Capture and Output Compare Modules
- ADC1 Event Trigger (Timer2/3 only)

Individually, all four of the 16-bit timers can function as synchronous timers or counters. They also offer the features listed previously, except for the event trigger; this is implemented only with Timer2/3. The operating modes and enabled features are determined by setting the appropriate bit(s) in the T2CON, T3CON, T4CON and T5CON registers. T2CON and T4CON are shown in generic form in Register 13-1. The T3CON and T5CON registers are shown in Register 13-2.

For 32-bit timer/counter operation, Timer2 and Timer4 are the least significant word (lsw). Timer3 and Timer5 are the most significant word (msw) of the 32-bit timers.

Note: For 32-bit operation, the T3CON and T5CON control bits are ignored. Only the T2CON and T4CON control bits are used for setup and control. Timer2 and Timer4 clock and gate inputs are utilized for the 32-bit timer modules, but an interrupt is generated with the Timer3 and Timer5 interrupt flags.

Block diagrams for the Type B and Type C timers are shown in Figure 13-1 and Figure 13-2, respectively.

A block diagram for an example 32-bit timer pair (Timer2/3 and Timer4/5) is shown in Figure 13-3.

Note: Only Timer2, Timer3, Timer4 and Timer5 can trigger a DMA data transfer.

NOTES:

REGISTER 14-11: DMTHOLDREG: DMT HOLD REGISTER⁽¹⁾

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			UPRO	CNT<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			UPR	CNT<7:0>			
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable I	bit	U = Unimplem	nented bit, rea	d as '0'	
n = Value at POR '1' = Bit is set				'0' = Bit is cleared x = Bit is unknow			

bit 15-0 UPRCNT<15:0>: Value of the DMTCNTH register when DMTCNTL and DMTCNTH were Last Read bits

Note 1: The DMTHOLDREG register is initialized to '0' on Reset, and is only loaded when the DMTCNTL and DMTCNTH registers are read.

REGISTER 16-2: OCxCON2: OUTPUT COMPARE x CONTROL REGISTER 2 (CONTINUED)

- bit 4-0 SYNCSEL<4:0>: Trigger/Synchronization Source Selection bits 11111 = OCxRS compare event is used for synchronization 11110 = INT2 is the source for compare timer synchronization 11101 = INT1 is the source for compare timer synchronization 11100 = CTMU Trigger is the source for compare timer synchronization 11011 = ADC1 interrupt is the source for compare timer synchronization 11010 = Analog Comparator 3 is the source for compare timer synchronization 11001 = Analog Comparator 2 is the source for compare timer synchronization 11000 = Analog Comparator 1 is the source for compare timer synchronization 10111 = Analog Comparator 5 is the source for compare timer synchronization 10110 = Analog Comparator 4 is the source for compare timer synchronization 10101 = Capture timer is unsynchronized 10100 = Capture timer is unsynchronized 10011 = Input Capture 4 interrupt is the source for compare timer synchronization 10010 = Input Capture 3 interrupt is the source for compare timer synchronization 10001 = Input Capture 2 interrupt is the source for compare timer synchronization 10000 = Input Capture 1 interrupt is the source for compare timer synchronization 01111 = GP Timer5 is the source for compare timer synchronization 01110 = GP Timer4 is the source for compare timer synchronization 01101 = GP Timer3 is the source for compare timer synchronization 01100 = GP Timer2 is the source for compare timer synchronization 01011 = GP Timer1 is the source for compare timer synchronization 01010 = Compare timer is unsynchronized 01001 = Compare timer is unsynchronized 01000 = Capture timer is unsynchronized 00101 = Compare timer is unsynchronized 00100 = Output Compare 4 is the source for compare timer synchronization^(1,2) 00011 = Output Compare 3 is the source for compare timer synchronization^(1,2) 00010 = Output Compare 2 is the source for compare timer synchronization^(1,2) 00001 = Output Compare 1 is the source for compare timer synchronization^(1,2)
 - 00000 = Compare timer is unsynchronized
- **Note 1:** Do not use the OCx module as its own synchronization or trigger source.
 - 2: When the OCy module is turned off, it sends a trigger out signal. If the OCx module uses the OCy module as a trigger source, the OCy module must be unselected as a trigger source prior to disabling it.

REGISTER 17-13: IOCONx: PWMx I/O CONTROL REGISTER⁽²⁾ (CONTINUED)

- bit 1
 SWAP: SWAP PWMxH and PWMxL Pins bit

 1 = PWMxH output signal is connected to the PWMxL pin; PWMxL output signal is connected to the PWMxH pin

 0 = PWMxH and PWMxL pins are mapped to their respective pins

 bit 0
 OSYNC: Output Override Synchronization bit

 1 = Output overrides through the OVRDAT<1:0> bits are synchronized to the PWMx time base

 0 = Output overrides through the OVRDAT<1:0> bits occur on the next CPU clock boundary
- Note 1: These bits should not be changed after the PWMx module is enabled (PTEN = 1).
 - 2: If the PWMLOCK Configuration bit (FDEVOPT<0>) is a '1', the IOCONx register can only be written after the unlock sequence has been executed.

REGISTER 17-14: TRIGx: PWMx PRIMARY TRIGGER COMPARE VALUE REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			TRGCI	MP<15:8>				
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			TRGC	MP<7:0>				
bit 7							bit 0	
Legend:								
R = Readable bit W = Writable bit				U = Unimplemented bit, read as '0'				

bit 15-0 **TRGCMP<15:0>:** Trigger Control Value bits

'1' = Bit is set

When the primary PWMx functions in the local time base, this register contains the compare values that can trigger the ADC module.

'0' = Bit is cleared

-n = Value at POR

x = Bit is unknown

REGISTER 18-1: SPIx STAT: SPIx STATUS AND CONTROL REGISTER (CONTINUED)

bit 1 SPITBF: SPIx Transmit Buffer Full Status bit 1 = Transmit has not yet started, the SPIxTXB bit is full 0 = Transmit has started, the SPIxTXB bit is empty Standard Buffer mode: Automatically set in hardware when the core writes to the SPIxBUF location, loading SPIxTXB. Automatically cleared in hardware when the SPIx module transfers data from SPIxTXB to SPIxSR. Enhanced Buffer mode: Automatically set in the hardware when the CPU writes to the SPIxBUF location, loading the last available buffer location. Automatically cleared in hardware when a buffer location is available for a CPU write operation. bit 0 SPIRBF: SPIx Receive Buffer Full Status bit 1 = Receive is complete, the SPIxRXB bit is full 0 = Receive is incomplete, the SPIxRXB bit is empty Standard Buffer mode: Automatically set in the hardware when SPIx transfers data from SPIxSR to SPIxRXB. Automatically

Automatically set in the hardware when SPIx transfers data from SPIxSR to SPIxRXB. Automatically cleared in hardware when the core reads the SPIxBUF location, reading SPIxRXB.

Enhanced Buffer mode:

Automatically set in hardware when SPIx transfers data from SPIxSR to the buffer, filling the last unread buffer location. Automatically cleared in hardware when a buffer location is available for a transfer from SPIxSR.

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	_	_	_	_	—	—	_
bit 15							bit 8
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	PCIE	SCIE	BOEN	SDAHT	SBCDE	AHEN	DHEN
bit 7							bit 0
Legend:							
R = Readal	ble bit	W = Writable	oit	U = Unimplem	nented bit, read	l as '0'	
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is clea		x = Bit is unkn	own
bit 15-7	Unimplemen	ted: Read as 'o)'				
bit 6	PCIE: Stop C	ondition Interru	pt Enable bit (I ² C Slave mode	only).		
		nterrupt on dete ction interrupts		condition			
bit 5	•			I ² C Slave mode	only)		
DIL D			• •	or Restart condi	• ·		
		ction interrupts					
bit 4			•	ave mode only)			
				and an ACK is g		received addre	ess/data byte,
				/ if the RBF bit = ted when I2CO			
bit 3		x Hold Time Se					
				after the falling			
				after the falling	-		
bit 2				Enable bit (I ² C		• ·	
		• •		mpled low whe Detection mode			•
	sequences.	C				in ing the circ	
		collision interr					
bit 1		ess Hold Enable	•				
bit i			•	x for a matchir	na received ad	ldress byte: the	e SCLREL bit
	(I2CxCO	N1<12>) will be	e cleared and t	he SCLx will be			
		holding is disat					
bit 0		Hold Enable bit		ode only) for a received da	ata huto: clava	hardwara clear	
		CON1<12>) and			aia Dyle, Slave	naruware ciears	SUIC SOLKEL
		ding is disabled					

REGISTER 19-2: I2CxCON2: I2Cx CONTROL REGISTER 2

R/W-0	U-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
SNTEN	—	SNTSIDL	—	RCVEN	TXM ⁽¹⁾	TXPOL ⁽¹⁾	CRCEN
bit 15							bit
R/W-0	R/W-0	U-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0
PPP	SPCEN ⁽²⁾		PS	_	NIBCNT2	NIBCNT1	NIBCNT0
bit 7							bit
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimple	mented bit, read	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown
bit 15	SNTEN: SEM	NTx Enable bit					
	1 = SENTx is						
	0 = SENTx is						
bit 14	-	nted: Read as					
bit 13		ENTx Stop in lo					
		nues module op es module opera			ers Idle mode		
bit 12	Unimplemer	nted: Read as	ʻ0'				
bit 11	RCVEN: SEI	NTx Receive E	nable bit				
		perates as a re					
		perates as a tr		nsor)			
bit 10		k Transmit Mod					
		ransmits data fi ransmits data fi			ing the SYNCT>	KEN status bit	
bit 9		NTx Transmit P					
bit 5		lata output pin i	-	lle state			
		lata output pin i					
bit 8	CRCEN: CR	C Enable bit					
	1 = SENTx p		verification on		using the prefer	red J2716 meth	od
		loes not perforr ansmit Mode (F		ation on receiv			
				using the pref	erred J2716 me	thod	
		loes not calcula		0 1			
bit 7	PPP: Pause	Pulse Present	bit				
					sages with paus sages without pa		
bit 6	SPCEN: Sho	ort PWM Code	Enable bit ⁽²⁾				
		trol from exterr trol from exterr					
bit 5	Unimplemer	nted: Read as	ʻ0'				
bit 4	PS: SENTX I	Module Clock F	Prescaler (divi	der) bits			
	1 = Divide-by						
	0 = Divide-by	/-1					
Note 1: Th	iis bit has no fur	nction in Receiv	ve mode (RC\	/EN = 1).			
2 • Th	us bit has no fur	nction in Transr	nit mode (RC)	VEN = 0			

REGISTER 20-1: SENTxCON1: SENTx CONTROL REGISTER 1


2: This bit has no function in Transmit mode (RCVEN = 0).


R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
F7MSK1	F7MSK0	F6MSK1	F6MSK0	F5MSK1	F5MSK0	F4MSK1	F4MSK0
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
F3MSK1	F3MSK0	F2MSK1	F2MSK0	F1MSK1	F1MSK0	F0MSK1	F0MSK0
bit 7							bit C
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'	
-n = Value at POR		'1' = Bit is set	t	'0' = Bit is cleared		x = Bit is unknown	
bit 15-14	11 = Reserve 10 = Accepta 01 = Accepta 00 = Accepta	nce Mask 2 ree nce Mask 1 ree nce Mask 0 ree	gisters contain gisters contain gisters contain	the mask the mask the mask			
bit 13-12	11 = Reserve 10 = Accepta 01 = Accepta 00 = Accepta F6MSK<1:0>	nce Mask 2 re nce Mask 1 re nce Mask 0 re nce Mask 0 re	gisters contain gisters contain gisters contain gisters contain for Filter 6 bit	the mask the mask the mask (same values			
bit 13-12 bit 11-10	11 = Reserve 10 = Accepta 01 = Accepta 00 = Accepta F6MSK<1:0>	nce Mask 2 re nce Mask 1 re nce Mask 0 re : Mask Source : Mask Source	gisters contain gisters contain gisters contain e for Filter 6 bit e for Filter 5 bit	the mask the mask the mask (same values (same values	as bits 15-14)		
bit 13-12	11 = Reserve 10 = Accepta 01 = Accepta 00 = Accepta F6MSK<1:0>	nce Mask 2 re nce Mask 1 re nce Mask 0 re : Mask Source : Mask Source	gisters contain gisters contain gisters contain e for Filter 6 bit e for Filter 5 bit	the mask the mask the mask (same values	as bits 15-14)		
bit 13-12 bit 11-10	11 = Reserve 10 = Accepta 01 = Accepta 00 = Accepta F6MSK<1:0> F5MSK<1:0> F4MSK<1:0>	nce Mask 2 reg nce Mask 1 reg nce Mask 0 reg : Mask Source : Mask Source : Mask Source	gisters contain gisters contain gisters contain e for Filter 6 bit e for Filter 5 bit e for Filter 4 bit	the mask the mask the mask (same values (same values	as bits 15-14) as bits 15-14)		
bit 13-12 bit 11-10 bit 9-8	11 = Reserve 10 = Accepta 01 = Accepta 00 = Accepta F6MSK<1:0> F5MSK<1:0> F4MSK<1:0> F3MSK<1:0>	nce Mask 2 reg nce Mask 1 reg nce Mask 0 reg : Mask Source : Mask Source : Mask Source : Mask Source : Mask Source	gisters contain gisters contain gisters contain e for Filter 6 bit e for Filter 5 bit e for Filter 4 bit e for Filter 3 bit	the mask the mask the mask (same values (same values (same values	as bits 15-14) as bits 15-14) as bits 15-14)		
bit 13-12 bit 11-10 bit 9-8 bit 7-6	11 = Reserve 10 = Accepta 01 = Accepta 00 = Accepta F6MSK<1:0> F5MSK<1:0> F4MSK<1:0> F3MSK<1:0> F3MSK<1:0>	ed nce Mask 2 ree nce Mask 1 ree nce Mask 0 ree : Mask Source : Mask Source : Mask Source : Mask Source : Mask Source	gisters contain gisters contain gisters contain e for Filter 6 bit e for Filter 5 bit for Filter 4 bit e for Filter 3 bit e for Filter 2 bit	the mask the mask the mask (same values (same values (same values (same values	as bits 15-14) as bits 15-14) as bits 15-14) as bits 15-14)		

REGISTER 22-18: CxFMSKSEL1: CANx FILTERS 7-0 MASK SELECTION REGISTER 1

33.0 CHARACTERISTICS FOR HIGH-TEMPERATURE DEVICES (+150°C)


33.1 IDD






33.14 Comparator Op Amp Offset


FIGURE 33-33: TYPICAL COMPARATOR OFFSET vs. Vcm







33.17 ADC DNL



33.18 ADC INL






FIGURE 33-38: TYPICAL INL (VDD = 5.5V, +150°C)

28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





	Units	N	IILLIMETER	S
Dimension	Limits	MIN	NOM	MAX
Number of Pins	N		28	
Pitch	е		1.27 BSC	
Overall Height	A	-	-	2.65
Molded Package Thickness	A2	2.05	-	-
Standoff §	A1	0.10	-	0.30
Overall Width	E		10.30 BSC	
Molded Package Width	E1		7.50 BSC	
Overall Length	D		17.90 BSC	
Chamfer (Optional)	h	0.25	-	0.75
Foot Length	L	0.40	-	1.27
Footprint	L1		1.40 REF	
Lead Angle	Θ	0°	-	-
Foot Angle	φ	0°	-	8°
Lead Thickness	С	0.18	-	0.33
Lead Width	b	0.31	-	0.51
Mold Draft Angle Top	α	5°	-	15°
Mold Draft Angle Bottom	β	5°	-	15°

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- Dimension D does not include mold flash, protrusions or gate burrs, which shall not exceed 0.15 mm per end. Dimension E1 does not include interlead flash or protrusion, which shall not exceed 0.25 mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M BSC: Basic Dimension. Theoretically exact value shown without tolerances.
 - REF: Reference Dimension, usually without tolerance, for information purposes only.
- 5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing C04-052C Sheet 2 of 2

Е

Electrical Characteristics	
AC	351, 408
Equations	
BRG Formula	229
Device Operating Frequency	124
Fosc Calculation	
Frame Time Calculations	
FSCL Frequency	229
Fvco Calculation	
SYNCMIN and SYNCMAX Calculations	
Tick Period Calculation	239
Errata	11

F

Flash Program Memory	83
Control Registers	85
Error Correcting Code (ECC)	
Operations	
Resources	
RTSP Operation	84
Table Instructions	83
Flexible Configuration	
-	

G

Catting Started with 16 Dit DCCa	17
Getting Started with 16-Bit DSCs	
Connection Requirements	17
CPU Logic Filter Capacitor Connection (VCAP)	18
Decoupling Capacitors	17
External Oscillator Pins	19
ICSP Pins	19
Master Clear (MCLR) Pin	18
Oscillator Value Conditions on Device Start-up	19
Unused I/Os	19

Н

High Temperature	
Thermal Operating Conditions	404
High-Speed PWM	199
Control Registers	204
Faults	199
Resources	203
High-Temperature Electrical Characteristics	403
Absolute Maximum Ratings	403

I

I/O Ports	143
Configuring Analog/Digital Port Pins	144
Helpful Tips	151
High-Voltage Detect (HVD)	151
Open-Drain Configuration	144
Parallel I/O (PIO)	143
Peripheral Pin Select (PPS)	145
Slew Rate Selection	145
Write/Read Timing	144
In-Circuit Debugger	326
MPLAB ICD 3	339
PICkit 3 Programmer	339
In-Circuit Emulation	
In-Circuit Serial Programming (ICSP)	. 317, 326
Input Capture	
Control Registers	190
Input Change Notification (ICN)	144

Instruction Addressing Modes	74
File Register Instructions	74
Fundamental Modes Supported	75
MAC Instructions	
MCU Instructions	74
Move and Accumulator Instructions	75
Other Instructions	75
Instruction Set	
Overview	330
Summary	327
Symbols Used in Opcode	
Interfacing Program and Data Memory Spaces	79
Inter-Integrated Circuit (I ² C)	
Baud Rate Generator	229
Control Registers	231
Inter-Integrated Circuit. See I ² C.	
Internal LPRC Oscillator	
Use with WDT	
Internet Address	493
Interrupt Controller	
Control and Status Registers	
IECx	
IFSx	
INTCON1	
INTCON2	
INTCON3	
INTCON4	
INTTREG	
IPCx	
Reset Sequence	
Interrupt Vector Table (IVT)	
Details	98

Μ

Memory Maps	
EDS	72
Memory Organization	31
Microchip Internet Web Site	
Modulo Addressing	76
Applicability	
Operation Example	76
Start and End Address	
W Address Register Selection	
MPLAB PM3 Device Programmer	339
MPLAB REAL ICE In-Circuit Emulator System	339
MPLAB X Integrated Development	
Environment Software	337
MPLINK Object Linker/MPLIB Object Librarian	338
0	
Op Amp/Comparator	301
Control Registers	303
Oscillator Configuration	400

e en le el le egieter e ninnen internet e el e	
Oscillator Configuration	123
Bit Values for Clock Selection	125
CPU Clocking System	124
Output Compare	193
Control Registers	194
Р	

Packaging	
Details	
Marking	461, 462
Peripheral Module Disable (PMD)	135