



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

 \mathbf{X}

Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	70 MIPs
Connectivity	CANbus, I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, WDT
Number of I/O	21
Program Memory Size	256КВ (85.5К х 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	A/D 11x10/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Through Hole
Package / Case	28-DIP (0.300", 7.62mm)
Supplier Device Package	28-SPDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33ev256gm102-i-sp

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Timers/Output Compare/Input Capture

- Nine General Purpose Timers:
 - Five 16-bit and up to two 32-bit timers/counters; Timer3 can provide ADC trigger
- Four Output Compare modules Configurable as Timers/Counters
- Four Input Capture modules

Communication Interfaces

- Two Enhanced Addressable Universal Asynchronous Receiver/Transmitter (UART) modules (6.25 Mbps):
 - With support for LIN/J2602 bus and IrDA®
 - High and low speed (SCI)
- Two SPI modules (15 Mbps):
 - 25 Mbps data rate without using PPS
- One I²C module (up to 1 Mbaud) with SMBus Support
- Two SENT J2716 (Single-Edge Nibble Transmission-Transmit/Receive) module for Automotive Applications
- One CAN module:
 - 32 buffers, 16 filters and three masks

Direct Memory Access (DMA)

- 4-Channel DMA with User-Selectable Priority Arbitration
- UART, Serial Peripheral Interface (SPI), ADC, Input Capture, Output Compare and Controller Area Network (CAN)

Input/Output

- GPIO Registers to Support Selectable Slew Rate I/Os
- Peripheral Pin Select (PPS) to allow Function Remap
- Sink/Source: 8 mA or 12 mA, Pin-Specific for Standard VOH/VOL
- · Selectable Open-Drain, Pull-ups and Pull-Downs
- Change Notice Interrupts on All I/O Pins

Qualification and Class B Support

- AEC-Q100 REVG (Grade 1: -40°C to +125°C) Compliant
- AEC-Q100 REVG (Grade 0: -40°C to +150°C) Compliant
- Class B Safety Library, IEC 60730

Class B Fault Handling Support

- Backup FRC
- · Windowed WDT uses LPRC
- Windowed Deadman Timer (DMT) uses System Clock (System Windowed Watchdog Timer)
- H/W Clock Monitor Circuit
- Oscillator Frequency Monitoring through CTMU (OSCI, SYSCLK, FRC, BFRC, LPRC)
- Dedicated PWM Fault Pin
- Lockable Clock Configuration

Debugger Development Support

- In-Circuit and In-Application Programming
- · Three Complex and Five Simple Breakpoints
- Trace and Run-Time Watch

REGISTER 3-1: SR: CPU STATUS REGISTER (CONTINUED)

bit 7-5	IPL<2:0>: CPU Interrupt Priority Level Status bits ^(1,2)
	<pre>111 = CPU Interrupt Priority Level is 7 (15); user interrupts are disabled 110 = CPU Interrupt Priority Level is 6 (14) 101 = CPU Interrupt Priority Level is 5 (13) 100 = CPU Interrupt Priority Level is 4 (12) 011 = CPU Interrupt Priority Level is 3 (11) 010 = CPU Interrupt Priority Level is 2 (10) 001 = CPU Interrupt Priority Level is 1 (9) 000 = CPU Interrupt Priority Level is 0 (8)</pre>
bit 4	RA: REPEAT Loop Active bit
	1 = REPEAT loop is in progress 0 = REPEAT loop is not in progress
bit 3	N: MCU ALU Negative bit
	1 = Result was negative0 = Result was non-negative (zero or positive)
bit 2	OV: MCU ALU Overflow bit
	This bit is used for signed arithmetic (2's complement). It indicates an overflow of the magnitude that causes the sign bit to change state. 1 = Overflow occurred for signed arithmetic (in this arithmetic operation) 0 = Overflow has not occurred for signed arithmetic
bit 1	Z: MCU ALU Zero bit
	 1 = An operation that affects the Z bit has set it at some time in the past 0 = The most recent operation that affects the Z bit has cleared it (i.e., a non-zero result)
bit 0	C: MCU ALU Carry/Borrow bit
	 1 = A carry-out from the Most Significant bit (MSb) of the result occurred 0 = No carry-out from the Most Significant bit of the result occurred
Note 1.	The IPI <2:0> hits are concatenated with the IPI 3 hit (CORCON<3>) to form the CPI I Interrupt Priority

- **Note 1:** The IPL<2:0> bits are concatenated with the IPL3 bit (CORCON<3>) to form the CPU Interrupt Priority Level. The value in parentheses indicates the IPL if IPL3 = 1. User interrupts are disabled when IPL3 = 1.
 - 2: The IPL<2:0> Status bits are read-only when the NSTDIS bit (INTCON1<15>) = 1.
 - **3:** A data write to the SR register can modify the SA and SB bits by either a data write to SA and SB or by clearing the SAB bit. To avoid a possible SA or SB bit write race condition, the SA and SB bits should not be modified using the bit operations.

TABLE 4-19: NVM REGISTER MAP

					-			-	-	-	-	-	-	-	-	-	-	
SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
NVMCON	0728	WR	WREN	WRERR	NVMSIDL	_	_	RPDF	URERR	—	—	—	—	NVMOP3	NVMOP2	NVMOP1	NVMOP0	0000
NVMADR	072A		NVMADR<15:0> 0000															
NVMADRU	072C	_	_	_	_	_	_	_	_				NVMAD	RU<23:16>				0000
NVMKEY	072E	_	_	_	_	_	_	_	_				NVM	<ey<7:0></ey<7:0>				0000
NVMSRCADRL	0730								NVMSI	RCADR<15:	1>						0	0000
NVMSRCADRH	0732	_	_	_	_	_	_	_	_				NVMSRC	ADR<23:16>				0000
			1 (-1															

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-20: SYSTEM CONTROL REGISTER MAP

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
RCON	0740	TRAPR	IOPUWR	-	_	VREGSF	—	СМ	VREGS	EXTR	SWR	SWDTEN	WDTO	SLEEP	IDLE	BOR	POR	Note 1
OSCCON	0742	_	COSC2	COSC1	COSC0	_	NOSC2	NOSC1	NOSC0	CLKLOCK	IOLOCK	LOCK	_	CF	_	_	OSWEN	Note 2
CLKDIV	0744	ROI	DOZE2	DOZE1	DOZE0	DOZEN	FRCDIV2	FRCDIV1	FRCDIV0	PLLPOST1	PLLPOST0	_	PLLPRE4	PLLPRE3	PLLPRE2	PLLPRE1	PLLPRE0	0000
PLLFBD	0746	_	_	_	_	_	_	_				PL	LDIV<8:0>					0000
OSCTUN	0748	—	—		_	_	_	—	— — — TUN<5:0> 00						0000			

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: RCON register Reset values are dependent on the type of Reset.

2: OSCCON register Reset values are dependent on the Configuration fuses.

TABLE 4-21: REFERENCE CLOCK REGISTER MAP

S Na	FR ame	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
REFC	CON	074E	ROON	_	ROSSLP	ROSEL	RODIV3	RODIV2	RODIV1	RODIV0	_	—	_	_	_	_	_	—	0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

6.0 RESETS

- Note 1: This data sheet summarizes the features of the dsPIC33EVXXXGM00X/10X family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Reset" (DS70602) in the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Reset module combines all Reset sources and controls the device Master Reset Signal, SYSRST. The following is a list of device Reset sources:

- POR: Power-on Reset
- BOR: Brown-out Reset
- MCLR: Master Clear Pin Reset
- SWR: RESET Instruction
- WDTO: Watchdog Timer Time-out Reset
- CM: Configuration Mismatch Reset
- TRAPR: Trap Conflict Reset
- IOPUWR: Illegal Condition Device Reset
 - Illegal Opcode Reset
 - Uninitialized W Register Reset
 - Security Reset
 - Illegal Address Mode Reset

A simplified block diagram of the Reset module is shown in Figure 6-1.

Any active source of Reset will make the SYSRST signal active. On system Reset, some of the registers associated with the CPU and peripherals are forced to a known Reset state and some are unaffected.

Note: Refer to the specific peripheral section or Section 4.0 "Memory Organization" of this device data sheet for register Reset states.

All types of device Reset set a corresponding status bit in the RCON register to indicate the type of Reset (see Register 6-1).

A POR clears all the bits, except for the POR and BOR bits (RCON<1:0>) that are set. The user application can set or clear any bit at any time during code execution. The RCON bits only serve as status bits. Setting a particular Reset status bit in software does not cause a device Reset to occur.

The RCON register also has other bits associated with the Watchdog Timer and device power-saving states. The function of these bits is discussed in the other sections of this device data sheet.

Note: The status bits in the RCON register should be cleared after they are read. Therefore, the next RCON register value after a device Reset is meaningful.

Note: In all types of Resets, to select the device clock source, the contents of OSCCON are initialized from the FNOSCx Configuration bits in the FOSCSEL Configuration register.

R/S-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
FORCE ⁽¹⁾	—	—	—	—	—	—	—	
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
IRQSEL7	IRQSEL6	IRQSEL5	IRQSEL4	IRQSEL3	IRQSEL2	IRQSEL1	IRQSEL0	
bit 7							bit 0	
Legend:		S = Settable b	bit					
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'		
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown	
bit 15 FORCE: Force DMA Transfer bit'' 1 = Forces a single DMA transfer (Manual mode) 0 = Automatic DMA transfer initiation by DMA request								
bit 14-8	Unimplemen	ted: Read as ')′					
bit 7-0	IRQSEL<7:0: 01000110 = 00100101 = 00100010 = 00100001 = 00011111 = 00011110 = 00011010 = 00011010 = 000011001 = 00001100 = 00001001 = 00001010 = 00001000 =	>: DMA Periphe TX data reques Input Capture 4 Input Capture 3 RX data ready SPI2 transfer d UART2 Transn UART2 Receiv Timer5 (TMR5) Timer4 (TMR4) Output Compar Output Compar ADC1 convert UART1 Transn UART1 Receiv SPI1 transfer d Timer3 (TMR3)	eral IRQ Num st (CAN1) ⁽²⁾ 4 (IC4) 3 (IC3) (CAN1) one (SPI2) hitter (UART2 ⁻ er (UART2RX) re 4 (OC4) re 3 (OC3) done (ADC1) hitter (UART1 ⁻ er (UART1RX one (SPI1)	tx) TX) TX)				
	00000111 = 00000110 = 00000101 = 00000010 = 00000001 =	Timer2 (TMR2) Output Compai Input Capture 2 Output Compai Input Capture 7 External Intern	re 2 (OC2) 2 (IC2) re 1 (OC1) I (IC1) upt 0 (INT0)					

Note 1: The FORCE bit cannot be cleared by user software. The FORCE bit is cleared by hardware when the forced DMA transfer is complete or the channel is disabled (CHEN = 0).

2: This select bit is only available on dsPIC33EVXXXGM10X devices.

11-0	11-0	11-0	11-0	11-0	11-0	11-0	R/W-0			
0-0			0-0	0-0	0-0	0-0				
	_	_	_	_	_		PLLDIV8			
bit 15							bit 8			
R/W-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0			
			PLLDI	V<7:0>						
bit 7							bit 0			
I										
Legend:										
R = Readable	bit	W = Writable	bit	U = Unimplemented bit, read as '0'						
-n = Value at l	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unknown				
				0 200000						
bit 15_0	Unimplemen	ted: Read as '	n'							
						(t)				
DIT 8-0	PLLDIV<8:0>	: PLL Feedbac	K Divisor dits	(also denoted	as 'M', PLL mul	itiplier)				
	111111111 =	= 513								
	•									
	•									
	•									
	000110000 =	= 50 (default)								
	•									
	•									
	•									
	00000010=	= 4								
	00000001 =	= 3								
	00000000000	= 2								

REGISTER 9-3: PLLFBD: PLL FEEDBACK DIVISOR REGISTER⁽¹⁾

Note 1: This register is reset only on a Power-on Reset (POR).

REGISTER 10-5:	PMD6: PERIPHERAL	MODULE DISABLE	CONTROL REGISTER 6
----------------	------------------	----------------	---------------------------

U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
_	—	_	—	—	PWM3MD	PWM2MD	PWM1MD
bit 15	•				•	•	bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	_	—	—	—	—
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable b	oit	U = Unimplem	nented bit, read	l as '0'	
-n = Value at POR '1' = Bit is set '0' =					ared	x = Bit is unkn	iown

bit 15-11 Unimplemented: Read as '0'

bit 10-8 **PWM3MD: PWM1MD:** PWMx (x = 1-3) Module Disable bit

1 = PWMx module is disabled

0 = PWMx module is enabled

bit 7-0 Unimplemented: Read as '0'

11.6 High-Voltage Detect (HVD)

dsPIC33EVXXXGM00X/10X devices contain High-Voltage Detection (HVD) which monitors the VCAP voltage. The HVD is used to monitor the VCAP supply voltage to ensure that an external connection does not raise the value above a safe level (~2.4V). If high core voltage is detected, all I/Os are disabled and put in a tristate condition. The device remains in this I/O tri-state condition as long as the high-voltage condition is present.

11.7 I/O Helpful Tips

- 1. In some cases, certain pins, as defined in Table 30-10 under "Injection Current", have internal protection diodes to VDD and Vss. The term, "Injection Current", is also referred to as "Clamp Current". On designated pins with sufficient external current-limiting precautions by the user, I/O pin input voltages are allowed to be greater or less than the data sheet absolute maximum ratings, with respect to the Vss and VDD supplies. Note that when the user application forward biases either of the high or low side internal input clamp diodes that the resulting current being injected into the device, that is clamped internally by the VDD and VSS power rails, may affect the ADC accuracy by four to six counts.
- 2. I/O pins that are shared with any analog input pin (i.e., ANx) are always analog pins by default after any Reset. Consequently, configuring a pin as an analog input pin automatically disables the digital input pin buffer and any attempt to read the digital input level by reading PORTx or LATx will always return a '0', regardless of the digital logic level on the pin. To use a pin as a digital I/O pin on a shared ANx pin, the user application needs to configure the Analog Pin Configuration registers in the I/O ports module (i.e., ANSELx) by setting the appropriate bit that corresponds to that I/O port pin to a '0'.
- **Note:** Although it is not possible to use a digital input pin when its analog function is enabled, it is possible to use the digital I/O output function, TRISx = $0 \ge 0$, while the analog function is also enabled. However, this is not recommended, particularly if the analog input is connected to an external analog voltage source, which would create signal contention between the analog signal and the output pin driver.

- 3. Most I/O pins have multiple functions. Referring to the device pin diagrams in this data sheet, the priorities of the functions allocated to any pins are indicated by reading the pin name, from left-to-right. The left most function name takes precedence over any function to its right in the naming convention; for example, AN16/T2CK/T7CK/RC1. This indicates that AN16 is the highest priority in this example and will supersede all other functions to its right, even if enabled, would not work as long as any other function to its left was enabled. This rule applies to all of the functions listed for a given pin.
- 4. Each pin has an internal weak pull-up resistor and pull-down resistor that can be configured using the CNPUx and CNPDx registers, respectively. These resistors eliminate the need for external resistors in certain applications. The internal pull-up is up to ~(VDD – 0.8), not VDD. This value is still above the minimum VIH of CMOS and TTL devices.
- 5. When driving LEDs directly, the I/O pin can source or sink more current than what is specified in the VOH/IOH and VOL/IOL DC characteristic specifications. The respective IOH and IOL current rating only applies to maintaining the corresponding output at or above the VOH, and at or below the VOL levels. However, for LEDs, unlike digital inputs of an externally connected device, they are not governed by the same minimum VIH/VIL levels. An I/O pin output can safely sink or source any current less than that listed in the absolute maximum rating section of this data sheet. For example:

VOH = 4.4V at IOH = -8 mA and VDD = 5V

The maximum output current sourced by any 8 mA I/O pin = 12 mA.

LED source current, <12 mA, is technically permitted. For more information, refer to the VOH/ IOH specifications in **Section 30.0 "Electrical Characteristics"**.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
SCK2R7	SCK2R6	SCK2R5	SCK2R4	SCK2R3	SCK2R2	SCK2R1	SCK2R0	
bit 15		·			·		bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
SDI2R	SDI2R6	SDI2R5	SDI2R4	SDI2R3	SDI2R2	SDI2R1	SDI2R0	
bit 7							bit 0	
Legend:								
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'		
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unknown		
bit 15-8 bit 7-0	SCK2R<7:0> (see Table 11 10110101 = 00000001 = 00000000 = SDI2R<7:0>: (see Table 11 10110101 = 00000001 = 00000001 =	: Assign SPI2 -2 for input pin Input tied to RI Input tied to CI Input tied to Vs Assign SPI2 E -2 for input pin Input tied to RI Input tied to CI Input tied to Vs	Clock Input (S selection num PI181 MP1 SS Data Input (SD selection num PI181 MP1 SS	SCK2) to the Conbers)	orresponding Rf	Pn Pin bits Pin bits		

REGISTER 11-10: RPINR22: PERIPHERAL PIN SELECT INPUT REGISTER 22

15.0 INPUT CAPTURE

- Note 1: This data sheet summarizes the features of the dsPIC33EVXXXGM00X/10X family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Input Capture" (DS70000352) in the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The input capture module is useful in applications requiring frequency (period) and pulse measurement. The dsPIC33EVXXXGM00X/10X family devices support 4 input capture channels.

Key features of the input capture module include:

- Hardware-Configurable for 32-Bit Operation in All Modes by Cascading Two Adjacent modules
- Synchronous and Trigger Modes of Output Compare Operation, with up to 31 User-Selectable Trigger/Sync Sources Available
- A 4-Level FIFO Buffer for Capturing and Holding Timer Values for Several Events
- Configurable Interrupt Generation
- Up to Six Clock Sources Available for Each Module, Driving a Separate Internal 16-Bit Counter

Figure 15-1 shows a block diagram of the Input capture module.



FIGURE 15-1: INPUT CAPTURE x MODULE BLOCK DIAGRAM

18.2 SPI Control Registers

REGISTER 18-1: SPIx STAT: SPIx STATUS AND CONTROL REGISTER

R/W-0	U-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0			
SPIEN	_	SPISIDL			SPIBEC2	SPIBEC1	SPIBEC0			
bit 15							bit 8			
R/W-0	R/C-0, HS	R/W-0	R/W-0	R/W-0	R/W-0	R-0, HS, HC	R-0, HS, HC			
SRMPT	SPIROV	SRXMPT	SISEL2	SISEL1	SISEL0	SPITBF	SPIRBF			
bit 7							bit 0			
r										
Legend:		HC = Hardware	e Clearable bit	HS = Hardwa	are Settable b	pit				
R = Readable	bit	W = Writable b	bit	U = Unimple	mented bit, re	ead as '0'				
-n = Value at POR '1' = Bit is set '0' = Bit is cleared C = Clearable bit										
bit 15	SPIEN: SPIx 1 = Enables tl 0 = Disables t	Enable bit he SPIx module the SPIx module	and configures	s SCKx, SDOx	, SDIx and \overline{S}	Sx as serial po	rt pins			
bit 14	Unimplemen	ted: Read as '0	3							
bit 13	SPISIDL: SPI	x Stop in Idle M	ode bit							
	1 = Discontinu 0 = Continues	ues the SPIx mo the SPIx modu	odule operation Ile operation in	when the dev Idle mode	ice enters Idl	e mode				
bit 12-11	Unimplemen	ted: Read as '0	,							
bit 10-8	SPIBEC<2:0>	SPIx Buffer E	lement Count b	oits (valid in Er	hanced Buffe	er mode)				
	Master mode: Number of SF	Nx transfers are	pending.							
	Slave mode: Number of SF	Plx transfers are	unread.							
bit 7	SRMPT: SPIX	Shift Register (SPIxSR) Empt	y bit (valid in E	Inhanced Buf	fer mode)				
	1 = The SPIx 0 = The SPIx	Shift register is Shift register is	empty and rea not empty	dy to send or r	eceive the da	ata				
bit 6	SPIROV: SPI	x Receive Over	flow Flag bit							
	1 = A new by previous 0 = Overflow	yte/word is com data in the SPIx	pletely receive BUF register	d and discard	ed; the user	application ha	s not read the			
bit 5	SRXMPT: SP	Ix Receive FIFC) Empty bit (val	lid in Enhance	d Buffer mode	.)				
	1 = RX FIFO	is empty is not empty				- /				
bit 4-2	SISEL<2:0>:	SPIx Buffer Inte	errupt Mode bits	s (valid in Enha	anced Buffer	mode)				
	 111 = Interrupt when the SPIx transmit buffer is full (SPITBF bit is set) 110 = Interrupt when the last bit is shifted into SPIxSR, and as a result, the TX FIFO is empty 101 = Interrupt when the last bit is shifted out of SPIxSR and the transmit is complete 100 = Interrupt when one data is shifted into SPIxSR, and as a result, the TX FIFO has one open memory location 011 = Interrupt when the SPIx receive buffer is full (SPIRBF bit is set) 									
	 010 = Interrupt when the SPIx receive buffer is 3/4 or more full 001 = Interrupt when data is available in the SPIx receive buffer (SRMPT bit is set) 000 = Interrupt when the last data in the SPIx receive buffer is read, and as a result, the buffer is empty (SRXMPT bit is set) 									

REGISTER 23-2: CTMUCON2: CTMU CONTROL REGISTER 2 (CONTINUED)

- bit 5-2 EDG2SEL<3:0>: Edge 2 Source Select bits
 - 1111 = Fosc
 - 1110 = OSCI pin
 - 1101 = FRC Oscillator
 - 1100 = BFRC Oscillator
 - 1011 = Internal LPRC Oscillator
 - 1010 = Reserved
 - 1001 = Reserved
 - 1000 = Reserved 0111 = Reserved
 - 0111 = Reserved
 - 0101 = Reserved
 - 0101 = CMP1 module
 - 0011 = CTED2 pin
 - 0010 = CTED2 pin
 - 0001 = OCMP1 module
 - 0000 = IC1 module
- bit 1-0 Unimplemented: Read as '0'

27.6 In-Circuit Serial Programming

The dsPIC33EVXXXGM00X/10X family devices can be serially programmed while in the end application circuit. This is done with two lines for clock and data, and three other lines for power, ground and the programming sequence. Serial programming allows customers to manufacture boards with unprogrammed devices and then program the device just before shipping the product. Serial programming also allows the most recent firmware or a custom firmware to be programmed. Refer to "dsPIC33EVXXXGM00X/10X Families Flash Programming Specification" (DS70005137) for details about In-Circuit Serial Programming[™] (ICSP[™]).

Any of the following three pairs of programming clock/ data pins can be used:

- PGEC1 and PGED1
- PGEC2 and PGED2
- PGEC3 and PGED3

27.7 In-Circuit Debugger

When MPLAB[®] ICD 3 or REAL ICETM is selected as a debugger, the in-circuit debugging functionality is enabled. This function allows simple debugging functions when used with MPLAB X IDE. Debugging functionality is controlled through the PGECx (Emulation/Debug Clock) and PGEDx (Emulation/Debug Data) pin functions.

Any of the following three pairs of debugging clock/data pins can be used:

- PGEC1 and PGED1
- PGEC2 and PGED2
- PGEC3 and PGED3

To use the in-circuit debugger function of the device, the design must implement ICSP connections to MCLR, VDD, Vss and the PGECx/PGEDx pin pair. In addition, when the feature is enabled, some of the resources are not available for general use. These resources include the first 80 bytes of data RAM and two I/O pins (PGECx and PGEDx).

27.8 Code Protection and CodeGuard™ Security

The dsPIC33EVXXXGM00X/10X family devices offer Intermediate CodeGuard Security that supports General Segment (GS) security, Boot Segment (BS) security and Configuration Segment (CS) security. This feature helps protect individual Intellectual Properties.

Note:	Refer to "CodeGuard™ Intermediate
	Security" (DS70005182) in the "dsPIC33/
	PIC24 Family Reference Manual" for
	further information on usage, configuration
	and operation of CodeGuard Security.





TABLE 30-31: SPI2 MASTER MODE (HALF-DUPLEX, TRANSMIT ONLY) TIMING REQUIREMENTS

AC CHARACTERISTICS			$\label{eq:constraint} \begin{array}{l} \mbox{Standard Operating Conditions: 4.5V to 5.5V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param.	Symbol	Min.	Typ. ⁽²⁾	Max.	Units	Conditions		
SP10	FscP	Maximum SCK2 Frequency	_		15	MHz	See Note 3	
SP20	TscF	SCK2 Output Fall Time	—	-	—	ns	See Parameter DO32 and Note 4	
SP21	TscR	SCK2 Output Rise Time	—	-	—	ns	See Parameter DO31 and Note 4	
SP30	TdoF	SDO2 Data Output Fall Time	—	—	—	ns	See Parameter DO32 and Note 4	
SP31	TdoR	SDO2 Data Output Rise Time	—	-	—	ns	See Parameter DO31 and Note 4	
SP35	TscH2doV, TscL2doV	SDO2 Data Output Valid after SCK2 Edge	—	6	20	ns		
SP36	TdiV2scH, TdiV2scL	SDO2 Data Output Setup to First SCK2 Edge	30	—	_	ns		

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ." column is at 5.0V, +25°C unless otherwise stated.

3: The minimum clock period for SCK2 is 66.7 ns. Therefore, the clock generated in Master mode must not violate this specification.

4: Assumes 50 pF load on all SPI2 pins.



FIGURE 30-23: SPI1 MASTER MODE (FULL-DUPLEX, CKE = 0, CKP = x, SMP = 1) TIMING CHARACTERISTICS

TABLE 30-50: OP AMP/COMPARATOR x SPECIFICATIONS

DC CHARACTERISTICS		Standard Op (unless othe Operating ter	erating rwise st	Conditions (s ated) $e -40^{\circ}C \le TA$	itions (see Note 3): 4.5V to 5.5V $0^{\circ}C \le TA \le +85^{\circ}C \text{ for Industrial}$						
					$-40^{\circ}C \le TA$	-40°C \leq TA \leq +125°C for Extended					
Param No.	Symbol	Characteristic	Min.	Тур. ⁽¹⁾	Max.	Units	Conditions				
Comparator AC Characteristics											
CM10	Tresp	Response Time	—	19	80	ns	V+ input step of 100 mV, V- input held at VDD/2				
CM11	Тмс2о∨	Comparator Mode Change to Output Valid	—	_	10	μs					
		Con	nparator DC C	haracte	ristics						
CM30	VOFFSET	Comparator Offset Voltage	-80	±60	80	mV					
CM31	VHYST	Input Hysteresis Voltage	—	30	_	mV					
CM32	TRISE/ TFALL	Comparator Output Rise/Fall Time	—	20	—	ns	1 pF load capacitance on input				
CM33	Vgain	Open-Loop Voltage Gain	—	90	—	db					
CM34	VICM	Input Common-Mode Voltage	AVss	—	AVDD	V					
		OI	o Amp AC Cha	aracteris	stics						
CM20	SR	Slew Rate	—	9	—	V/µs	10 pF load				
CM21	Рм	Phase Margin	—	35	_	°C	G = 100V/V, 10 pF load				
CM22	Gм	Gain Margin	—	20	_	db	G = 100V/V, 10 pF load				
CM23	GBW	Gain Bandwidth	—	10		MHz	10 pF load				
		O	o Amp DC Cha	aracteris	stics						
CM40	VCMR	Common-Mode Input Voltage Range	AVss	-	AVDD	V					
CM41	CMRR	Common-Mode Rejection Ratio	—	45	_	db	VCM = AVDD/2				
CM42	VOFFSET	Op Amp Offset Voltage	-50	±6	50	mV					
CM43	Vgain	Open-Loop Voltage Gain	—	90		db					
CM44	los	Input Offset Current	—	-	_	_	See pad leakage currents in Table 30-10				
CM45	Ів	Input Bias Current	—	-	_	_	See pad leakage currents in Table 30-10				
CM46	Ιουτ	Output Current		_	420	μA	With minimum value of RFEEDBACK (CM48)				
CM48	RFEEDBACK	Feedback Resistance Value	8	_		kΩ	Note 2				
CM49a	Vout	Output Voltage	AVss + 0.075	_	AVDD - 0.075	V	Ιουτ = 420 μΑ				

Note 1: Data in "Typ." column is at 5.0V, +25°C unless otherwise stated.

2: Resistances can vary by ±10% between op amps.

3: Device is functional at VBORMIN < VDD < VDDMIN, but will have degraded performance. Device functionality is tested, but not characterized. Analog modules: ADC, op amp/comparator and comparator voltage reference, will have degraded performance. Refer to Parameter BO10 in Table 30-12 for the minimum and maximum BOR values.

TABLE 30-51: OP AMP/COMPARATOR x VOLTAGE REFERENCE SETTLING TIME SPECIFICATIONS

AC CHARACTERISTICS		$\begin{array}{l} \mbox{Standard Operating Conditions (see Note 2): 4.5V to 5.5V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$					
Param.	Symbol	Characteristic	Min. Typ. Max. Units Conditions				
VRD310	TSET	Settling Time	—	1	10	μS	See Note 1

Note 1: Settling time measured while CVRSS = 1 and the CVR<6:0> bits transition from '0000000' to '1111111'.

2: Device is functional at VBORMIN < VDD < VDDMIN, but will have degraded performance. Device functionality is tested, but not characterized. Analog modules: ADC, op amp/comparator and comparator voltage reference, will have degraded performance. Refer to Parameter BO10 in Table 30-12 for the minimum and maximum BOR values.

TABLE 30-52: OP AMP/COMPARATOR x VOLTAGE REFERENCE SPECIFICATIONS

DC CHARACTERISTICS		$\begin{array}{l} \mbox{Standard Operating Conditions (see Note 1): 4.5V to 5.5V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Param No.	Symbol	Characteristics	Min.	Тур.	Max.	Conditions		
VRD311	CVRAA	Absolute Accuracy of Internal DAC Input to Comparators	_	±25	—	mV	AVDD = CVRSRC = 5.0V	
VRD312	CVRAA1	Absolute Accuracy of CVREFXO Pins	—	—	+35/-65	mV	AVDD = CVRSRC = 5.0V	
VRD313	CVRSRC	Input Reference Voltage	0	_	AVDD + 0.3	V		
VRD314	CVRout	Buffer Output Resistance	_	1.5k	_	Ω		
VRD315	CVCL	Permissible Capacitive Load (CVREFxO pins)	_	—	25	pF		
VRD316	IOCVR	Permissible Current Output (CVREFxO pins)	_	—	1	mA		
VRD317	ION	Current Consumed when Module is Enabled	—	—	500	μA	AVDD = 5.0V	
VRD318	IOFF	Current Consumed when Module is Disabled	_		1	nA	AVDD = 5.0V	

Note 1: Device is functional at VBORMIN < VDD < VDDMIN, but will have degraded performance. Device functionality is tested, but not characterized. Analog modules: ADC, op amp/comparator and comparator voltage reference, will have degraded performance. Refer to Parameter BO10 in Table 30-12 for the minimum and maximum BOR values.

AC CHARACTERISTICS			Standard Operating Conditions (see Note 1): 4.5V to 5.5V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$							
Param No.	Symbol	Characteristic	Min.	Тур.	Max.	Units	Conditions			
ADC Accuracy (10-Bit Mode)										
HAD20b	Nr	Resolution	10 data bits			bits				
HAD21b	INL	Integral Nonlinearity	-1.5	—	+1.5	LSb	Vinl = AVss = Vrefl = 0V, AVdd = Vrefh = 5.5V			
HAD22b	DNL	Differential Nonlinearity	≥ 1	—	< 1	LSb	Vinl = AVss = Vrefl = 0V, AVdd = Vrefh = 5.5V			
HAD23b	Gerr	Gain Error	1	3	6	LSb	Vinl = AVss = Vrefl = 0V, AVdd = Vrefh = 5.5V			
HAD24b	EOFF	Offset Error	1	2	4	LSb	Vinl = AVss = Vrefl = 0V, AVdd = Vrefh = 5.5V			

TABLE 31-19: ADC MODULE SPECIFICATIONS (10-BIT MODE)

Note 1: Device is functional at VBORMIN < VDD < VDDMIN, but will have degraded performance. Device functionality is tested, but is not characterized. Analog modules: ADC, op amp/comparator and comparator voltage reference, will have degraded performance. Refer to Parameter HBO10 in Table 31-10 for the minimum and maximum BOR values.

dsPIC33EVXXXGM00X/10X FAMILY







28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-052C Sheet 1 of 2