



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

·>>F

Details	
Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	70 MIPs
Connectivity	CANbus, I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, WDT
Number of I/O	21
Program Memory Size	256KB (85.5K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K × 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	A/D 11x10/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SSOP (0.209", 5.30mm Width)
Supplier Device Package	28-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33ev256gm102-i-ss

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TABLE 4-26: DMAC REGISTER MAP

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
DMA0CON	0B00	CHEN	SIZE	DIR	HALF	NULLW		_	_	—	_	AMODE1	AMODE0	—	—	MODE1	MODE0	0000
DMA0REQ	0B02	FORCE	_	_	_	_	_	-	_	IRQSEL7	IRQSEL6	IRQSEL5	IRQSEL4	IRQSEL3	IRQSEL2	IRQSEL1	IRQSEL0	OOFF
DMA0STAL	0B04 STA<15:0>										0000							
DMA0STAH	0B06 STA<23:16>										0000							
DMA0STBL	0B08 STB<15:0>										0000							
DMA0STBH	0B0A STB<23:16>									0000								
DMA0PAD	0B0C									PAD<	15:0>							0000
DMA0CNT	0B0E	_	_								CNT<13:0)>						0000
DMA1CON	0B10	CHEN	SIZE	DIR	HALF	NULLW	-	—	_	_	—	AMODE1	AMODE0	_	_	MODE1	MODE0	0000
DMA1REQ	0B12	FORCE	—	—	_		-	—	_	IRQSEL7	IRQSEL6	IRQSEL5	IRQSEL4	IRQSEL3	IRQSEL2	IRQSEL1	IRQSEL0	OOFF
DMA1STAL	0B14									STA<	15:0>							0000
DMA1STAH	0B16	—	—	—	_		-	—	_				STA<	23:16>				0000
DMA1STBL	0B18 STB<15:0>										0000							
DMA1STBH	H OB1A STB<23:16>									0000								
DMA1PAD	0B1C PAD<15:0>									0000								
DMA1CNT	0B1E	—	—								CNT<13:0)>						0000
DMA2CON	0B20	CHEN	SIZE	DIR	HALF	NULLW	-	—	_	_	—	AMODE1	AMODE0	_	_	MODE1	MODE0	0000
DMA2REQ	0B22	FORCE	—	_	—	—	—	_	_	IRQSEL7	IRQSEL6	IRQSEL5	IRQSEL4	IRQSEL3	IRQSEL2	IRQSEL1	IRQSEL0	00FF
DMA2STAL	0B24				-					STA<	15:0>							0000
DMA2STAH	0B26	—	—		_		—	—	—				STA<	23:16>				0000
DMA2STBL	0B28									STB<	15:0>							0000
DMA2STBH	0B2A	—	—	—	_		-	—	_				STB<	23:16>				0000
DMA2PAD	0B2C									PAD<	15:0>							0000
DMA2CNT	0B2E	—	—								CNT<13:0)>						0000
DMA3CON	0B30	CHEN	SIZE	DIR	HALF	NULLW	-	—	_	_	—	AMODE1	AMODE0	_	_	MODE1	MODE0	0000
DMA3REQ	0B32	FORCE	—	—	_		-	—	_	IRQSEL7	IRQSEL6	IRQSEL5	IRQSEL4	IRQSEL3	IRQSEL2	IRQSEL1	IRQSEL0	OOFF
DMA3STAL	0B34									STA<	15:0>							0000
DMA3STAH	0B36	—	—	—	_		-	—	_				STA<	23:16>				0000
DMA3STBL	0B38									STB<	15:0>							0000
DMA3STBH	0B3A	—	—	_		_	_	—					STB<	23:16>				0000
DMA3PAD	0B3C									PAD<	15:0>							0000
DMA3CNT	0B3E	_	_								CNT<13:0)>						0000
DMAPWC	0BF0		_	_	_		_	_	_	_	_	_			PWCC)L<3:0>		0000
DMARQC	0BF2		_	_	_		_	_	_	_	_	_	_		RQCC)L<3:0>		0000
DMAPPS	0BF4	_	—	_	_	_	_	_	_	_	_	_	_		PPS	Г<3:0>		0000

dsPIC33EVXXXGM00X/10X FAMILY

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

REGISTER 5-4: NVMKEY: NONVOLATILE MEMORY KEY REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	_	—	—	—	—
bit 15	•						bit 8
W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0
			NVMKE	Y<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	l as '0'	
-n = Value at POR (1' = Bit is set 0' = Bit is cleared x = Bit is unknown							nown

bit 15-8 Unimplemented: Read as '0'

bit 7-0 NVMKEY<7:0>: NVM Key Register bits (write-only)

9.1 CPU Clocking System

The dsPIC33EVXXXGM00X/10X family of devices provides the following six system clock options:

- Fast RC (FRC) Oscillator
- FRC Oscillator with Phase-Locked Loop (PLL)
- FRC Oscillator with Postscaler
- Primary (XT, HS or EC) Oscillator
- Primary Oscillator with PLL
- Low-Power RC (LPRC) Oscillator

For instruction execution speed or device operating frequency, FCY, see Equation 9-1.


EQUATION 9-1: DEVICE OPERATING FREQUENCY

FCY = FOSC/2

Figure 9-2 provides the block diagram of the PLL module.

Equation 9-2 provides the relationship between input frequency (FIN) and output frequency (FOSC).

Equation 9-3 provides the relationship between input frequency (FIN) and VCO frequency (FSYS).



EQUATION 9-2: Fosc CALCULATION

$$FOSC = FIN \times \left(\frac{M}{N1 \times N2}\right) = FIN \times \left(\frac{(PLLDIV < 8:0 > + 2)}{(PLLPRE < 4:0 > + 2) \times 2(PLLPOST < 1:0 > + 1)}\right)$$

Where: *N*1 = *PLLPRE*<4:0> + 2 *N*2 = 2 x (*PLLPOST*<1:0> + 1) *M* = *PLLDIV*<8:0> + 2

EQUATION 9-3: Fvco CALCULATION

$$FSYS = FIN \times \left(\frac{M}{N1}\right) = FIN \times \left(\frac{(PLLDIV < 8:0 > + 2)}{(PLLPRE < 4:0 > + 2)}\right)$$

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1					
ROI	DOZE2 ⁽³⁾	DOZE1 ⁽³⁾	DOZE0 ⁽³⁾	DOZEN ^(1,4)	FRCDIV2	FRCDIV1	FRCDIV0					
bit 15		•	-	-		•	bit 8					
			DAMO	D/M/ 0		R/W-0	DAMA					
R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0		R/W-0					
PLLPOST1	PLLPOST0	—	PLLPRE4	PLLPRE3	PLLPRE2	PLLPRE1	PLLPRE0					
bit 7							bit C					
Legend:												
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	l as '0'						
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown					
bit 15		on Interrupt b	i+									
		will clear the E										
		have no effect		N bit								
bit 14-12	•	Processor Clo										
	111 = FCY div											
	110 = FCY div											
	101 = FCY divided by 32 100 = FCY divided by 16											
	100 = FCY div 011 = FCY div											
		010 = FCY divided by 4										
	001 = Fcy divided by 2											
		vided by 1 (def										
bit 11		e Mode Enable										
				tween the peri atio are forced		nd the process	or clocks					
bit 10-8	FRCDIV<2:0>	. Internal Fast	RC Oscillator	Postscaler bit	S							
	111 = FRC d i	vided by 256										
	110 = FRC di											
	101 = FRC di	•										
	100 = FRC di 011 = FRC di											
	010 = FRC di											
		vided by 2 (de	fault)									
	000 = FRC di	•										
bit 7-6	PLLPOST<1:	0>: PLL VCO	Output Divide	r Select bits (al	so denoted as	'N2', PLL posts	caler)					
	11 = Output d											
	10 = Reserve 01 = Output d											
	00 = Output d											
bit 5	-	ted: Read as '	0'									
Note 1: Th	is bit is cleared v	when the ROI	bit is set and a	an interrupt occ	urs.							
2: Th	is register resets	s only on a Pov	wer-on Reset	(POR).								
)ZE<2:0> bits ca)ZE<2:0> are igi		en to when th	e DOZEN bit is	clear. If DOZE	N = 1, any wri	tes to					
	o DOZEN bit cou		075-2.05 -		2.0 > - 0.00 on	attempt by up	or ooftwara to					

REGISTER 9-2: CLKDIV: CLOCK DIVISOR REGISTER⁽²⁾

4: The DOZEN bit cannot be set if DOZE<2:0> = 000. If DOZE<2:0> = 000, any attempt by user software to set the DOZEN bit is ignored.

-n = Value at POR '1' = Bit is set			'0' = Bit is cle	ared	x = Bit is unkn	Bit is unknown			
R = Readable	= Readable bit W = Writable bit		bit	U = Unimplemented bit, read as '0'					
Legend:									
bit 7			•			•	bit (
—	—	—	—	_	—	—	—		
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
bit 15						•	bit		
—	—	—	—	—	PWM3MD	PWM2MD	PWM1MD		
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0		

bit 15-11 **Unimplemented:** Read as '0'

bit 10-8 **PWM3MD: PWM1MD:** PWMx (x = 1-3) Module Disable bit

1 = PWMx module is disabled

0 = PWMx module is enabled

bit 7-0 Unimplemented: Read as '0'

Input Name ⁽¹⁾	Function Name	Register	Configuration Bits
External Interrupt 1	INT1	RPINR0	INT1R<7:0>
External Interrupt 2	INT2	RPINR1	INT2R<7:0>
Timer2 External Clock	T2CK	RPINR3	T2CKR<7:0>
Input Capture 1	IC1	RPINR7	IC1R<7:0>
Input Capture 2	IC2	RPINR7	IC2R<7:0>
Input Capture 3	IC3	RPINR8	IC3R<7:0>
Input Capture 4	IC4	RPINR8	IC4R<7:0>
Output Compare Fault A	OCFA	RPINR11	OCFAR<7:0>
PWM Fault 1	FLT1	RPINR12	FLT1R<7:0>
PWM Fault 2	FLT2	RPINR12	FLT2R<7:0>
UART1 Receive	U1RX	RPINR18	U1RXR<7:0>
UART2 Receive	U2RX	RPINR19	U2RXR<7:0>
SPI2 Data Input	SDI2	RPINR22	SDI2R<7:0>
SPI2 Clock Input	SCK2	RPINR22	SCK2R<7:0>
SPI2 Slave Select	SS2	RPINR23	SS2R<7:0>
CAN1 Receive	C1RX	RPINR26	C1RXR<7:0>
PWM Sync Input 1	SYNCI1	RPINR37	SYNCI1R<7:0>
PWM Dead-Time Compensation 1	DTCMP1	RPINR38	DTCMP1R<7:0>
PWM Dead-Time Compensation 2	DTCMP2	RPINR39	DTCMP2R<7:0>
PWM Dead-Time Compensation 3	DTCMP3	RPINR39	DTCMP3R<7:0>
SENT1 Input	SENT1R	RPINR44	SENT1R<7:0>
SENT2 Input	SENT2R	RPINR45	SENT2R<7:0>

Note 1: Unless otherwise noted, all inputs use the Schmitt Trigger input buffers.

REGISTER 14-9: DMTPSINTVL: DMT POST CONFIGURE INTERVAL STATUS REGISTER LOW

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			PSIN	FV<15:8>				
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			PSIN	TV<7:0>				
bit 7							bit 0	
Legend:								
R = Readable b	oit	W = Writable b	oit	U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown				nown				

bit 15-0 **PSINTV<15:0>:** Lower DMT Window Interval Configuration Status bits This is always the value of the FDMTINTVL Configuration register.

REGISTER 14-10: DMTPSINTVH: DMT POST CONFIGURE INTERVAL STATUS REGISTER HIGH

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PSINT	V<31:24>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PSINT	V<23:16>			
bit 7							bit C
Legend:							
R = Readable bit W = Writable bit			bit	U = Unimplen	nented bit, rea	id as '0'	
-n = Value at POR '1' = Bit is set			'0' = Bit is cle	ared	x = Bit is unknown		

bit 15-0 **PSINTV<31:16>:** Higher DMT Window Interval Configuration Status bits This is always the value of the FDMTINTVH Configuration register.

REGISTER 17-3: PTPER: PWMx PRIMARY MASTER TIME BASE PERIOD REGISTER

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
			PTPE	R<15:8>			
bit 15							bit 8
R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0
			PTPE	R<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'							
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown							nown

bit 15-0 **PTPER<15:0>:** Primary Master Time Base (PMTMR) Period Value bits

REGISTER 17-4: SEVTCMP: PWMx PRIMARY SPECIAL EVENT COMPARE REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
		SEVTC	MP<15:8>					
						bit 8		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
		SEVTO	CMP<7:0>					
						bit 0		
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'								
-n = Value at POR '1' = Bit is set				'0' = Bit is cleared x = Bit is unknown				
	R/W-0	R/W-0 R/W-0 t W = Writable bi	SEVTC R/W-0 R/W-0 R/W-0 SEVTC	SEVTCMP<15:8> R/W-0 R/W-0 R/W-0 SEVTCMP<7:0> SEVTCMP<7:0>	SEVTCMP<15:8> R/W-0 R/W-0 R/W-0 SEVTCMP<7:0> SEVTCMP<7:0>	SEVTCMP<15:8> R/W-0 R/W-0 R/W-0 R/W-0 SEVTCMP<7:0> SEVTCMP<7:0>		

bit 15-0 SEVTCMP<15:0>: Special Event Compare Count Value bits

19.2 I²C Control Registers

REGISTER 19-1: I2CxCON1: I2Cx CONTROL REGISTER 1

R/W-0	U-0	R/W-0	R/S-1	R/W-0	R/W-0	R/W-0	R/W-0
I2CEN		I2CSIDL	SCLREL ⁽¹⁾	STRICT	A10M	DISSLW	SMEN
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0, HC				
GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN
bit 7	•		•		•		bit 0

Legend:	S = Settable bit	HC = Hardware Clearable bit	
R = Readable bit	W = Writable bit	U = Unimplemented bit, read a	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	k = Bit is unknown

bit 15	I2CEN: I2Cx Enable bit (writable from SW only)
	 1 = Enables the I²C module and configures the SDAx and SCLx pins as serial port pins 0 = Disables the I²C module and all I²C pins are controlled by port functions
bit 14	Unimplemented: Read as '0'
bit 13	I2CSIDL: I2Cx Stop in Idle Mode bit
	 1 = Discontinues module operation when the device enters Idle mode 0 = Continues module operation in Idle mode
bit 12	SCLREL: SCLx Release Control bit (I ² C Slave mode only) ⁽¹⁾
	Module resets and (I2CEN = 0) sets SCLREL = 1.
	$\frac{\text{If STREN = }0}{2}$
	1 = Releases clock
	0 = Forces clock low (clock stretch)
	If STREN = 1: 1 = Releases clock
	0 = Holds clock low (clock stretch); user may program this bit to '0', clock stretch at the next SCLx low
bit 11	STRICT: Strict I ² C Reserved Address Rule Enable bit
	1 = Strict reserved addressing is enforced
	In Slave mode, the device does not respond to reserved address space and addresses falling in that category are NACKed.
	0 = Reserved addressing would be Acknowledged
	In Slave mode, the device will respond to an address falling in the reserved address space. When there is a match with any of the reserved addresses, the device will generate an ACK.
bit 10	A10M: 10-Bit Slave Address Flag bit
	1 = I2CxADD is a 10-bit slave address 0 = I2CxADD is a 7-bit slave address
bit 9	DISSLW: Slew Rate Control Disable bit
	 1 = Slew rate control is disabled for Standard Speed mode (100 kHz, also disabled for 1 MHz mode) 0 = Slew rate control is enabled for High-Speed mode (400 kHz)
bit 8	SMEN: SMBus Input Levels Enable bit
	 1 = Enables the input logic so thresholds are compliant with the SMBus specification 0 = Disables the SMBus-specific inputs
Note 1:	Automatically cleared to '0' at the beginning of slave transmission; automatically cleared to '0' at the end of slave reception.

2: Automatically cleared to '0' at the beginning of slave transmission.

11.0	11.0	D٥	P٥	D٥	D 0	R-0		
0-0	0-0		1			FILHIT0		
			FILHITS	FILHI12				
						bit		
R-1	R-0	R-0	R-0	R-0	R-0	R-0		
	1	1	1 1			ICODE0		
ICODEC	ICODES	ICODL4	ICODES	ICODEZ	ICODET	bit		
						bit		
e bit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'			
POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown		
Unimplement	ted: Read as '	0'						
FILHIT<4:0>:	Filter Hit Num	ber bits						
01111 = Filter	r 15							
•								
•								
		o'						
-								
		pt						
•	-							
•								
0010000-011	.1111 = Rese	ved						
0001111 = R	B15 buffer inte	errupt						
•								
•								
0001001 = R	B9 buffer inter	rupt						
		•						
0000100 = TH	RB4 buffer inte	errupt						
0000010 = Ti	RB2 buffer inte							
	POR Unimplement FILHIT<4:0>: 10000-11111 01111 = Filte 00001 = Filte 00000 = Filte 000000 = Filte Unimplement ICODE<6:0>: 1000101-1111 1000100 = Filto 10000101 = R 1000000 = N 001000000 = N 001000000 = N 00100000 = R 0001001 = R 0001001 = Ti 0000100 = Ti 0000100 = Ti 0000100 = Ti 0000100 = Ti	R-1 R-0 ICODE6 ICODE5 e bit W = Writable POR '1' = Bit is set Unimplemented: Read as ' FILHIT<4:0>: Filter Hit Num 10000-11111 = Reserved 01111 = Filter 15 . 00001 = Filter 1 00000 = Filter 0 Unimplemented: Read as ' ICODE<6:0>: Interrupt Flag 100101-1111111 = Reser 1000101 = Receiver overfloc 1000001 = Error interrupt 1000000 = No interrupt 00100000 = No interrupt .	R-1 R-0 R-0 ICODE6 ICODE5 ICODE4 e bit W = Writable bit POR '1' = Bit is set Unimplemented: Read as '0' FILHIT<4:0>: Filter Hit Number bits 10000-11111 = Reserved 01111 = Filter 15 . . 00001 = Filter 1 00000 = Filter 0 Unimplemented: Read as '0' ICODE ICODE 00001 = Filter 1 00000 = Filter 0 Unimplemented: Read as '0' ICODE 00101-1111111 = Reserved 1000101 = Filtor 1 0000100 = FIFO almost full interrupt 1000011 = Receiver overflow interrupt 1000010 = Vake-up interrupt 1000001 = Error interrupt 1000001 = No interrupt 	R-1 R-0 R-0 R-0 ICODE6 ICODE5 ICODE4 ICODE3 e bit W = Writable bit U = Unimplem POR '1' = Bit is set '0' = Bit is clear Unimplemented: Read as '0' FILHIT FILHIT Filter Hit Number bits 10000-11111 = Reserved 01111 = Filter 15 . . 00001 = Filter 1 . 00000 = Filter 0 Unimplemented: Read as '0' ICODE ICODE 00001 = Filter 1 . .	- - FILHIT4 FILHIT3 FILHIT2 R-1 R-0 R-0 R-0 R-0 ICODE6 ICODE5 ICODE4 ICODE3 ICODE2 e bit W = Writable bit U = Unimplemented bit, react POR '1' = Bit is set '0' = Bit is cleared Unimplemented: Read as '0' FILHIT FILHIT FILHIT 00001 = Filter 1 00000 = Filter 1 00000 = Filter 0 Unimplemented: Read as '0' ICODE ICODE ICODE 00000 = Filter 1 00010 = FIFO almost full interrupt 100001 = FIFO almost full interrupt 1000011 = FIFO almost full interrupt 1000010 = FIFO almost full interrupt 1000001 = Error interrupt 1000001 = FIFO almost full interrupt 1000001 = Error interrupt 1000001 = Error interrupt 1000001 = Error interrupt 1000000 = No interrupt 	- - FILHIT4 FILHIT3 FILHIT2 FILHIT1 R-1 R-0 R-0 R-0 R-0 R-0 ICODE6 ICODE5 ICODE4 ICODE3 ICODE2 ICODE1 e bit W = Writable bit U = Unimplemented bit, read as '0' POR '1' = Bit is set '0' = Bit is cleared x = Bit is unkr Unimplemented: Read as '0' FILHIT x = Bit is unkr Unimplemented: Read as '0' FILHIT4 FILHIT4 x = Bit is unkr 00001 = Filter 1 00000 Filter 15 00000 = Filter 0 Unimplemented: Read as '0' ICODE4:0>: Interrupt Flag Code bits . 1000101 = Filter 1 000101 = Filter 0 Unimplemented: Read as '0' . . 1000101 = Receiver overflow interrupt . . . 1000010 = FIFO almost full interrupt 		

REGISTER 22-3: CxVEC: CANx INTERRUPT CODE REGISTER

REGISTER 25-2: CMxCON: COMPARATOR x CONTROL REGISTER (x = 1, 2, 3 OR 5) (CONTINUED)

- bit 7-6 EVPOL<1:0>: Trigger/Event/Interrupt Polarity Select bits⁽³⁾
 - 11 = Trigger/event/interrupt generated on any change of the comparator output (while CEVT = 0)
 - 10 = Trigger/event/interrupt generated only on high-to-low transition of the polarity selected comparator output (while CEVT = 0)

 $\frac{\text{If CPOL} = 1 \text{ (inverted polarity):}}{\text{Low-to-high transition of the comparator output.}}$ $\frac{\text{If CPOL} = 0 \text{ (non-inverted polarity):}}{\text{High-to-low transition of the comparator output.}}$

01 = Trigger/event/interrupt generated only on low-to-high transition of the polarity selected comparator output (while CEVT = 0)

If CPOL = 1 (inverted polarity):

High-to-low transition of the comparator output.

- If CPOL = 0 (non-inverted polarity):
- Low-to-high transition of the comparator output.
- 00 = Trigger/event/interrupt generation is disabled
- bit 5 Unimplemented: Read as '0'
- bit 4 **CREF:** Comparator x Reference Select bit (VIN+ input)⁽¹⁾
 - 1 = VIN+ input connects to the internal CVREFIN voltage
 - 0 = VIN+ input connects to the CxIN1+ pin
- bit 3-2 Unimplemented: Read as '0'
- bit 1-0 CCH<1:0>: Op Amp/Comparator x Channel Select bits⁽¹⁾
 - 11 = Inverting input of op amp/comparator connects to the CxIN4- pin
 - 10 = Inverting input of op amp/comparator connects to the CxIN3- pin
 - 01 = Inverting input of op amp/comparator connects to the CxIN2- pin
 - 00 = Inverting input of op amp/comparator connects to the CxIN1- pin
- Note 1: Inputs that are selected and not available will be tied to Vss. See the "Pin Diagrams" section for available inputs for each package.
 - **2:** The op amp and the comparator can be used simultaneously in these devices. The OPAEN bit only enables the op amp while the comparator is still functional.
 - 3: After configuring the comparator, either for a high-to-low or low-to-high COUT transition (EVPOL<1:0> (CMxCON<7:6>) = 10 or 01), the Comparator x Event bit, CEVT (CMxCON<9>), and the Comparator Interrupt Flag, CMPIF (IFS1<2>), must be cleared before enabling the Comparator Interrupt Enable bit, CMPIE (IEC1<2>).

Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected	
63	RETLW	RETLW #lit10,Wn		Return with literal in Wn	1	6 (5)	SFA	
64	RETURN	RETURN		Return from Subroutine	1	6 (5)	SFA	
65	RLC	RLC	f	f = Rotate Left through Carry f	1	1	C,N,Z	
		RLC	f,WREG	WREG = Rotate Left through Carry f	1	1	C,N,Z	
		RLC	Ws,Wd	Wd = Rotate Left through Carry Ws	1	1	C,N,Z	
66	RLNC	RLNC	f	f = Rotate Left (No Carry) f	1	1	N,Z	
		RLNC	f,WREG	WREG = Rotate Left (No Carry) f	1	1	N,Z	
		RLNC	Ws,Wd	Wd = Rotate Left (No Carry) Ws	1	1	N,Z	
67	RRC	RRC	f	f = Rotate Right through Carry f	1	1	C,N,Z	
		RRC	f,WREG	WREG = Rotate Right through Carry f	1	1	C,N,Z	
		RRC	Ws,Wd	Wd = Rotate Right through Carry Ws	1	1	C,N,Z	
68	RRNC	RRNC	f	f = Rotate Right (No Carry) f	1	1	N,Z	
		RRNC	f,WREG	WREG = Rotate Right (No Carry) f	1	1	N,Z	
		RRNC	Ws,Wd	Wd = Rotate Right (No Carry) Ws	1	1	N,Z	
69	SAC	SAC	Acc,#Slit4,Wdo	Store Accumulator	1	1	None	
		SAC.R	Acc,#Slit4,Wdo	Store Rounded Accumulator	1	1	None	
70	SE	SE	Ws,Wnd	Wnd = sign-extended Ws	1	1	C,N,Z	
71	SETM	SETM	f	f = 0xFFFF	1	1	None	
		SETM	WREG	WREG = 0xFFFF	1	1	None	
		SETM	Ws	Ws = 0xFFFF	1	1	None	
72 SFTAC	SFTAC	Acc,Wn	Arithmetic Shift Accumulator by (Wn)	1	1	OA,OB,OAE SA,SB,SAE		
		SFTAC	Acc,#Slit6	Arithmetic Shift Accumulator by Slit6	1	1	OA,OB,OAE SA,SB,SAE	
73	SL	SL	f	f = Left Shift f	1	1	C,N,OV,Z	
		SL	f,WREG	WREG = Left Shift f	1	1	C,N,OV,Z	
		SL	Ws,Wd	Wd = Left Shift Ws	1	1	C,N,OV,Z	
		SL	Wb,Wns,Wnd	Wnd = Left Shift Wb by Wns	1	1	N,Z	
		SL	Wb,#lit5,Wnd	Wnd = Left Shift Wb by lit5	1	1	N,Z	
74	SUB	SUB	Acc	Subtract Accumulators	1	1	OA,OB,OA SA,SB,SA	
		SUB	f	f = f – WREG	1	1	C,DC,N,OV,	
		SUB	f,WREG	WREG = f – WREG	1	1	C,DC,N,OV	
		SUB	#lit10,Wn	Wn = Wn – lit10	1	1	C,DC,N,OV	
		SUB	Wb,Ws,Wd	Wd = Wb – Ws	1	1	C,DC,N,OV	
		SUB	Wb,#lit5,Wd	Wd = Wb – lit5	1	1	C,DC,N,OV	
75	SUBB	SUBB	f	$f = f - WREG - (\overline{C})$	1	1	C,DC,N,OV	
		SUBB	f,WREG	WREG = $f - WREG - (\overline{C})$	1	1	C,DC,N,OV	
		SUBB	#lit10,Wn	$Wn = Wn - lit10 - (\overline{C})$	1	1	C,DC,N,OV	
		SUBB	Wb,Ws,Wd	$Wd = Wb - Ws - (\overline{C})$	1	1	C,DC,N,OV	
				$Wd = Wb - lit5 - (\overline{C})$	1	1		
76	GUDD	SUBB	Wb,#lit5,Wd		1	1	C,DC,N,OV	
76	SUBR	SUBR	f wppc	f = WREG – f WREG = WREG – f	1	1	C,DC,N,OV,	
		SUBR	f,WREG				C,DC,N,OV,	
		SUBR	Wb,Ws,Wd	Wd = Ws - Wb	1	1	C,DC,N,OV	
		SUBR	Wb,#lit5,Wd	Wd = lit5 - Wb	1	1	C,DC,N,OV	
		SUBBR	f	f = WREG - f - (C)	1	1	C,DC,N,OV	
77	SUBBR							
77	SUBBR	SUBBR	f,WREG	WREG = WREG - f - (\overline{C}) Wd = Ws - Wb - (\overline{C})	1	1	C,DC,N,OV	

TABLE 28-2: INSTRUCTION SET OVERVIEW (CONTINUED)

Note: Read and Read-Modify-Write (e.g., bit operations and logical operations) on non-CPU SFRs incur an additional instruction cycle.




TABLE 30-48: CANx MODULE I/O TIMING REQUIREMENTS

AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 4.5V to 5.5V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$					
Param No.	Symbol Characteristic\"		Min.	Тур. ⁽²⁾	Max.	Units	Conditions	
CA10	TIOF	Port Output Fall Time	—	—		ns	See Parameter DO32	
CA11	TIOR	Port Output Rise Time	—	—	_	ns	See Parameter DO31	
CA20	TCWF	Pulse Width to Trigger CAN Wake-up Filter	120			ns		

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ." column is at 5.0V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

FIGURE 30-33: UARTX MODULE I/O TIMING CHARACTERISTICS




TABLE 30-49: UARTx MODULE I/O TIMING REQUIREMENTS

AC CHARACTERISTICS			Standard Operating Conditions: 4.5V to 5.5V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$					
Param No. Symbol Characteristic ⁽¹⁾		Min.	Тур. ⁽²⁾	Max.	Units	Conditions		
UA10	TUABAUD	UARTx Baud Time	66.67	—	_	ns		
UA11	FBAUD	UARTx Baud Frequency	—	—	15	Mbps		
UA20	TCWF	Start Bit Pulse Width to Trigger UARTx Wake-up	500	_		ns		


Note 1: These parameters are characterized but not tested in manufacturing.


2: Data in "Typ." column is at 5.0V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

dsPIC33EVXXXGM00X/10X FAMILY

32.2 IIDLE

FIGURE 32-7: TYPICAL/MAXIMUM lidle vs. Fosc (EC MODE 10 MHz TO 70 MHz, 5.5V MAX)





DS70005144E-page 416





FIGURE 32-12: TYPICAL lidle vs. Vdd (EC MODE, 70 MIPS)



dsPIC33EVXXXGM00X/10X FAMILY




FIGURE 33-12: TYPICAL/MAXIMUM IDOZE vs. TEMPERATURE (DOZE 1:128, 70 MIPS)






FIGURE 33-11: TYPICAL IDOZE vs. VDD (DOZE 1:128, 70 MIPS)

dsPIC33EVXXXGM00X/10X FAMILY

33.4 IPD







33.10 Voltage Output Low (VOL) – Voltage Output High (VOH)





FIGURE 33-26: TYPICAL VOH 8x DRIVER PINS vs. IOH (GENERAL PURPOSE I/Os,

44-Lead Plastic Quad Flat, No Lead Package (ML) - 8x8 mm Body [QFN or VQFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units					
Dimension	Dimension Limits					
Number of Pins	N		44			
Pitch	е		0.65 BSC			
Overall Height	A	0.80	0.90	1.00		
Standoff	A1	0.00	0.02	0.05		
Terminal Thickness	A3	0.20 REF				
Overall Width	E	8.00 BSC				
Exposed Pad Width	E2	6.25	6.45	6.60		
Overall Length	D	8.00 BSC				
Exposed Pad Length	D2	6.25	6.45	6.60		
Terminal Width	b	0.20	0.30	0.35		
Terminal Length	L	0.30	0.40	0.50		
Terminal-to-Exposed-Pad	К	0.20	-	-		

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated
- 3. Dimensioning and tolerancing per ASME Y14.5M
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-103D Sheet 2 of 2

NOTES: