

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	70 MIPs
Connectivity	CANbus, I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, WDT
Number of I/O	53
Program Memory Size	256КВ (85.5К х 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16К х 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	A/D 36x10/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-TQFP
Supplier Device Package	64-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33ev256gm106-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TABLE 4-24: OUTPUT COMPARE REGISTER MAP

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
OC1CON1	0900	_	_	OCSIDL	OCTSEL2	OCTSEL1	OCTSEL0		_	ENFLTA	_	_	OCFLTA	TRIGMODE	OCM2	OCM1	OCM0	0000
OC1CON2	0902	FLTMD	FLTOUT	FLTTRIEN	OCINV	_	_	_	OC32	OCTRIG	TRIGSTAT	OCTRIS	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000C
OC1RS	0904							Ou	tput Cor	npare 1 Se	econdary Re	gister						xxxx
OC1R	0906								Outp	ut Compare	e 1 Register							xxxx
OC1TMR	0908							Out	put Con	npare 1 Tin	ner Value Re	gister						xxxx
OC2CON1	090A	_	_	OCSIDL	OCTSEL2	OCTSEL1	OCTSEL0	_	_	ENFLTA	—	_	OCFLTA	TRIGMODE	OCM2	OCM1	OCM0	0000
OC2CON2	090C	FLTMD	FLTOUT	FLTTRIEN	OCINV	_	_	_	OC32	OCTRIG	TRIGSTAT	OCTRIS	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000C
OC2RS	090E	Output Compare 2 Secondary Register xxxx																
OC2R	0910	Output Compare 2 Register xxxx																
OC2TMR	0912							Out	put Com	npare 2 Tin	ner Value Re	gister						xxxx
OC3CON1	0914	_	_	OCSIDL	OCTSEL2	OCTSEL1	OCTSEL0	_		ENFLTA	_	_	OCFLTA	TRIGMODE	OCM2	OCM1	OCM0	0000
OC3CON2	0916	FLTMD	FLTOUT	FLTTRIEN	OCINV	_	_	_	OC32	OCTRIG	TRIGSTAT	OCTRIS	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000C
OC3RS	0918							Ou	tput Cor	npare 3 Se	econdary Re	gister						xxxx
OC3R	091A								Outp	ut Compare	e 3 Register							xxxx
OC3TMR	091C							Out	put Com	npare 3 Tin	ner Value Re	gister						xxxx
OC4CON1	091E	_	_	OCSIDL	OCTSEL2	OCTSEL1	OCTSEL0	_	Ι	ENFLTA	_	_	OCFLTA	TRIGMODE	OCM2	OCM1	OCM0	0000
OC4CON2	0920	FLTMD	FLTOUT	FLTTRIEN	OCINV	_	_	_	OC32	OCTRIG	TRIGSTAT	OCTRIS	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000C
OC4RS	0922							Ou	tput Cor	npare 4 Se	econdary Re	gister						xxxx
OC4R	0924								Outp	ut Compare	e 4 Register							xxxx
OC4TMR	0926							Out	put Con	npare 4 Tin	ner Value Re	gister						xxxx

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

4.3.2 EXTENDED X DATA SPACE

The lower portion of the base address space range, between 0x0000 and 0x2FFF, is always accessible regardless of the contents of the Data Space Page registers; it is indirectly addressable through the register indirect instructions. It can be regarded as being located in the default EDS Page 0 (i.e., EDS address range of 0x000000 to 0x002FFF with the base address bit, EA<15> = 0, for this address range). However, Page 0 cannot be accessed through the upper 32 Kbytes, 0x8000 to 0xFFFF, of Base Data Space, in combination with DSRPAG = 0x000 or DSWPAG = 0x000. Consequently, the DSRPAG and DSWPAG registers are initialized to 0x001 at Reset.

- Note 1: DSxPAG should not be used to access Page 0. An EDS access with DSxPAG set to 0x000 will generate an address error trap.
 - 2: Clearing the DSxPAG in software has no effect.

FIGURE 4-12: EDS MEMORY MAP

The remaining pages, including both EDS and PSV pages, are only accessible using the DSRPAG or DSWPAG registers in combination with the upper 32 Kbytes, 0x8000 to 0xFFFF, of the base address, where the base address bit, EA<15> = 1.

For example, when DSRPAG = 0x001 or DSWPAG = 0x001, accesses to the upper 32 Kbytes, 0x8000 to 0xFFFF of the Data Space, will map to the EDS address range of 0x008000 to 0x00FFFF. When DSRPAG = 0x002 or DSWPAG = 0x002, accesses to the upper 32 Kbytes of the Data Space will map to the EDS address range of 0x010000 to 0x017FFF and so on, as shown in the EDS memory map in Figure 4-12.

For more information on the PSV page access using Data Space Page registers, refer to **Section 5.0 "Program Space Visibility from Data Space"** in **"dsPIC33E/PIC24E Program Memory"** (DS70000613) of the *"dsPIC33/PIC24 Family Reference Manual"*.



Figure 8-2 illustrates the DMA Controller block diagram.





8.1 DMAC Controller Registers

Each DMAC Channel x (where x = 0 to 3) contains the following registers:

- 16-Bit DMA Channel x Control Register (DMAxCON)
- 16-Bit DMA Channel x IRQ Select Register (DMAxREQ)
- 32-Bit DMA Channel x Start Address Register A High/Low (DMAxSTAH/L)
- 32-Bit DMA Channel x Start Address Register B High/Low (DMAxSTBH/L)
- 16-Bit DMA Channel x Peripheral Address Register (DMAxPAD)
- 14-Bit DMA Channel x Transfer Count Register (DMAxCNT)

Additional status registers (DMAPWC, DMARQC, DMAPPS, DMALCA and DSADRH/L) are common to all DMAC channels. These status registers provide information on write and request collisions, as well as on last address and channel access information.

The DMA Interrupt Flags (DMAxIF) are located in an IFSx register in the interrupt controller. The corresponding DMA Interrupt Enable bits (DMAxIE) are located in an IECx register in the interrupt controller and the corresponding DMA Interrupt Priority bits (DMAxIP) are located in an IPCx register in the interrupt controller.

9.0 OSCILLATOR CONFIGURATION

- Note 1: This data sheet summarizes the features of the dsPIC33EVXXXGM00X/10X family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Oscillator" (DS70580) in the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33EVXXXGM00X/10X family oscillator system provides:

- On-Chip Phase-Locked Loop (PLL) to Boost Internal Operating Frequency on Select Internal and External Oscillator Sources
- On-the-Fly Clock Switching between Various Clock Sources
- · Doze mode for System Power Savings
- Fail-Safe Clock Monitor (FSCM) that Detects Clock Failure and Permits Safe Application Recovery or Shutdown.
- Backup FRC (BFRC) Function that Provides a System Clock when there is a Failure in the FRC Clock
- Configuration bits for Clock Source Selection
- A simplified diagram of the oscillator system is shown in Figure 9-1.



11.8 Peripheral Pin Select Registers

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			INT1F	<7:0>			
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	_	—	—	—	—
bit 7		•					bit 0

REGISTER 11-1: RPINR0: PERIPHERAL PIN SELECT INPUT REGISTER 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	i as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

REGISTER 11-2: RPINR1: PERIPHERAL PIN SELECT INPUT REGISTER 1

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
		_	—		—	—	_		
bit 15							bit 8		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
INT2R<7:0>									
bit 7							bit 0		
Legend:									
R = Readable	bit	W = Writable bit		U = Unimplemented bit, read as '0'					
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown			
bit 15-8	Unimplemen	ted: Read as '	o'						
bit 7-0	INT2R<7:0>: (see Table 11-	Assign Externa -2 for input pin	al Interrupt 2 (selection num	INT2) to the C bers)	orresponding RI	Pn Pin bits			
	10110101 =	Input tied to RF	PI181						
	•								
	•								
	00000001 = 00000000 =	Input tied to CM Input tied to Vs	ИР1 s						

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
_		RP55R5	RP55R4	RP55R3	RP55R2	RP55R1	RP55R0	
bit 15							bit 8	
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
_	—	RP54R5	RP54R4	RP54R3	RP54R2	RP54R1	RP54R0	
bit 7							bit 0	
Legend:								
R = Readable bitW = Writable bitU = Unimplemented				nented bit, read	d bit, read as '0'			
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			nown	

REGISTER 11-24: RPOR6: PERIPHERAL PIN SELECT OUTPUT REGISTER 6⁽¹⁾

bit 15-14	Unimplemented: Read as '0'
bit 13-8	RP55R<5:0>: Peripheral Output Function is Assigned to RP55 Output Pin bits (see Table 11-3 for peripheral function numbers)
bit 7-6	Unimplemented: Read as '0'
bit 5-0	RP54R<5:0>: Peripheral Output Function is Assigned to RP54 Output Pin bits

(see Table 11-3 for peripheral function numbers)

Note 1: This register is present in dsPIC33EVXXXGM004/104/006/106 devices only

REGISTER 11-25: RPOR7: PERIPHERAL PIN SELECT OUTPUT REGISTER 7⁽¹⁾

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	_	RP57R5	RP57R4	RP57R3	RP57R2	RP57R1	RP57R0
bit 15							bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_		RP56R5	RP56R4	RP56R3	RP56R2	RP56R1	RP56R0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	i as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14 Unimplemented: Read as '0'

bit 13-8 **RP57R<5:0>:** Peripheral Output Function is Assigned to RP57 Output Pin bits (see Table 11-3 for peripheral function numbers)

bit 7-6 Unimplemented: Read as '0'

bit 5-0 **RP56R<5:0>:** Peripheral Output Function is Assigned to RP56 Output Pin bits (see Table 11-3 for peripheral function numbers)

Note 1: This register is present in dsPIC33EVXXXGM004/104/006/106 devices only.

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_	RP180R5	RP180R4	RP180R3	RP180R2	RP180R1	RP180R0
bit 15							bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
		DD170D5	DD170D/	DD170D2	DD170D2	DD170D1	DD170D0

REGISTER 11-30: RPOR12: PERIPHERAL PIN SELECT OUTPUT REGISTER 12

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	—	RP179R5	RP179R4	RP179R3	RP179R2	RP179R1	RP179R0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	Unimplemented: Read as '0'
bit 13-8	RP180R<5:0>: Peripheral Output Function is Assigned to RP180 Output Pin bits (see Table 11-3 for peripheral function numbers)
bit 7-6	Unimplemented: Read as '0'
bit 5-0	RP179R<5:0>: Peripheral Output Function is Assigned to RP179 Output Pin bits (see Table 11-3 for peripheral function numbers)

REGISTER 11-31: RPOR13: PERIPHERAL PIN SELECT OUTPUT REGISTER 13

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—			RP181	1R<5:0>		
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-6 Unimplemented: Read as '0'

bit 5-0 **RP181R<5:0>:** Peripheral Output Function is Assigned to RP181 Output Pin bits (see Table 11-3 for peripheral function numbers)

R/W-0 R/W-0 R/W-0 R/W-0 U-0 U-0 U-0 R/W-0 **FLTMD FLTOUT FLTTRIEN** OCINV ____ OC32 ____ ____ bit 15 bit 8 R/W-0 R/W-0, HS R/W-0 R/W-0 R/W-1 R/W-1 R/W-0 R/W-0 OCTRIG OCTRIS SYNCSEL4 SYNCSEL3 SYNCSEL2 TRIGSTAT SYNCSEL1 SYNCSEL0 bit 7 bit 0 Legend: HS = Hardware Settable bit R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 FLTMD: Fault Mode Select bit 1 = Fault mode is maintained until the Fault source is removed; the OCFLTA bit is cleared in software and a new PWM period starts 0 = Fault mode is maintained until the Fault source is removed and a new PWM period starts bit 14 FLTOUT: Fault Out bit 1 = PWM output is driven high on a Fault 0 = PWM output is driven low on a Fault bit 13 FLTTRIEN: Fault Output State Select bit 1 = OCx pin is tri-stated on a Fault condition 0 = OCx pin I/O state is defined by the FLTOUT bit on a Fault condition bit 12 **OCINV:** Output Compare x Invert bit 1 = OCx output is inverted 0 = OCx output is not inverted bit 11-9 Unimplemented: Read as '0' bit 8 OC32: Cascade Two OCx Modules Enable bit (32-bit operation) 1 = Cascade module operation is enabled 0 = Cascade module operation is disabled bit 7 OCTRIG: Output Compare x Trigger/Sync Select bit 1 = Triggers OCx from the source designated by the SYNCSELx bits 0 = Synchronizes OCx with the source designated by the SYNCSELx bits bit 6 TRIGSTAT: Timer Trigger Status bit 1 = Timer source has been triggered and is running 0 = Timer source has not been triggered and is being held clear bit 5 OCTRIS: Output Compare x Output Pin Direction Select bit 1 = Output Compare x is tri-stated 0 = Output Compare x module drives the OCx pin

REGISTER 16-2: OCxCON2: OUTPUT COMPARE x CONTROL REGISTER 2

Note 1: Do not use the OCx module as its own synchronization or trigger source.

2: When the OCy module is turned off, it sends a trigger out signal. If the OCx module uses the OCy module as a trigger source, the OCy module must be unselected as a trigger source prior to disabling it.

17.0 HIGH-SPEED PWM MODULE

- Note 1: This data sheet summarizes the features of the dsPIC33EVXXXGM00X/10X family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "High-Speed PWM" (DS70645) in the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
 - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33EVXXXGM00X/10X family devices support a dedicated Pulse-Width Modulation (PWM) module with up to 6 outputs.

The high-speed PWMx module consists of the following major features:

- Three PWM Generators
- Two PWM Outputs per PWM Generator
- Individual Period and Duty Cycle for each PWM Pair
- Duty Cycle, Dead Time, Phase Shift and Frequency Resolution of 8.32 ns
- Independent Fault and Current-Limit Inputs for Six PWM Outputs
- Redundant Output
- Center-Aligned PWM mode
- Output Override Control
- Chop mode (also known as Gated mode)
- Special Event Trigger
- Prescaler for Input Clock
- PWMxL and PWMxH Output Pin Swapping
- Independent PWM Frequency, Duty Cycle and Phase-Shift Changes for each PWM Generator
- Dead-Time Compensation
- Enhanced Leading-Edge Blanking (LEB) Functionality
- Frequency Resolution Enhancement
- PWM Capture Functionality

Note: In Edge-Aligned PWM mode, the duty cycle, dead time, phase shift and frequency resolution are 8.32 ns at 60 MIPS.

The high-speed PWMx module contains up to three PWM generators. Each PWM generator provides two PWM outputs: PWMxH and PWMxL. The master time base generator provides a synchronous signal as a common time base to synchronize the various PWM outputs. The individual PWM outputs are available on the output pins of the device. The input Fault signals and current-limit signals, when enabled, can monitor and protect the system by placing the PWM outputs into a known "safe" state.

Each PWMx can generate a trigger to the ADC module to sample the analog signal at a specific instance during the PWM period. In addition, the high-speed PWMx module also generates a Special Event Trigger to the ADC module based on the master time base.

The high-speed PWMx module can synchronize itself with an external signal or can act as a synchronizing source to any external device. The SYNCI1 input pin, that utilizes PPS, can synchronize the high-speed PWMx module with an external signal. The SYNCO1 pin is an output pin that provides a synchronous signal to an external device.

Figure 17-1 illustrates an architectural overview of the high-speed PWMx module and its interconnection with the CPU and other peripherals.

17.1 PWM Faults

The PWMx module incorporates multiple external Fault inputs as follows:

- FLT1 and FLT2, available on 28-pin, 44-pin and 64-pin packages, which are remappable using the PPS feature
- FLT3, available on 44-pin and 64-pin packages, which is available as a fixed pin
- FLT4-FLT8, available on 64-pin packages, which are available as fixed pins
- · FLT32 is available on a fixed pin on all devices

These Faults provide a safe and reliable way to safely shut down the PWM outputs when the Fault input is asserted.

17.1.1 PWM FAULTS AT RESET

During any Reset event, the PWMx module maintains ownership of the Class B Fault, FLT32. At Reset, this Fault is enabled in Latched mode to ensure the fail-safe power-up of the application. The application software must clear the PWM Fault before enabling the highspeed motor control PWMx module. To clear the Fault condition, the FLT32 pin must first be pulled low externally or the internal pull-down resistor in the CNPDx register can be enabled.

Note: The Fault mode may be changed using the FLTMOD<1:0> bits (FCLCONx<1:0>), regardless of the state of FLT32.

dsPIC33EVXXXGM00X/10X FAMILY

REGISTER 17-12: TRGCONX: PWMx TRIGGER CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0
TRGDIV3	TRGDIV2	TRGDIV1	TRGDIV0	—	—	—	—
bit 15							bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	TRGSTRT5 ⁽¹⁾	TRGSTRT4 ⁽¹⁾	TRGSTRT3 ⁽¹⁾	TRGSTRT2 ⁽¹⁾	TRGSTRT1 ⁽¹⁾	TRGSTRT0 ⁽¹⁾
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-12 TRGDIV<3:0>: Trigger Output Divider bits

- 1111 = Triggers output for every 16th trigger event
- 1110 = Triggers output for every 15th trigger event
- 1101 = Triggers output for every 14th trigger event
- 1100 = Triggers output for every 13th trigger event
- 1011 = Triggers output for every 12th trigger event
- 1010 = Triggers output for every 11th trigger event
- 1001 = Triggers output for every 10th trigger event
- 1000 = Triggers output for every 9th trigger event
 - 0111 = Triggers output for every 8th trigger event
 - 0110 = Triggers output for every 7th trigger event
 - 0101 = Triggers output for every 6th trigger event
 - 0100 = Triggers output for every 5th trigger event 0011 = Triggers output for every 4th trigger event
 - 0010 = Triggers output for every 3rd trigger event
 - 0001 = Triggers output for every 2nd trigger event
- 0000 = Triggers output for every trigger event
- bit 11-6 **Unimplemented:** Read as '0'

bit 5-0 TRGSTRT<5:0>: Trigger Postscaler Start Enable Select bits⁽¹⁾

111111 = Waits 63 PWM cycles before generating the first trigger event after the module is enabled

- •
- •

000010 = Waits 2 PWM cycles before generating the first trigger event after the module is enabled 000001 = Waits 1 PWM cycle before generating the first trigger event after the module is enabled 000000 = Waits 0 PWM cycles before generating the first trigger event after the module is enabled

Note 1: The secondary PWM generator cannot generate PWMx trigger interrupts.

REGISTER 20-1: SENTxCON1: SENTx CONTROL REGISTER 1 (CONTINUED)

- bit 3 Unimplemented: Read as '0'
- bit 2-0 NIBCNT<2:0>: Nibble Count Control bits
 - 111 = Reserved; do not use
 - 110 = Module transmits/receives 6 data nibbles in a SENT data pocket
 - 101 = Module transmits/receives 5 data nibbles in a SENT data pocket
 - 100 = Module transmits/receives 4 data nibbles in a SENT data pocket
 - 011 = Module transmits/receives 3 data nibbles in a SENT data pocket
 - 010 = Module transmits/receives 2 data nibbles in a SENT data pocket
 - $\tt 001$ = Module transmits/receives 1 data nibbles in a SENT data pocket
 - 000 = Reserved; do not use
- **Note 1:** This bit has no function in Receive mode (RCVEN = 1).
 - 2: This bit has no function in Transmit mode (RCVEN = 0).

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	_	—	—	—	—	—
bit 15							bit 8
R-0	R-0	R-0	R-0	R-0	R/C-0	R-0	R/W-0, HC
PAUSE	NIB2	NIB1	NIB0	CRCERR	FRMERR	RXIDLE	SYNCTXEN ⁽¹⁾
bit 7							bit 0
Legend:		C = Clearable	bit	HC = Hardwa	are Clearable b	oit	
R = Readable	bit	W = Writable	bit	U = Unimplei	mented bit, rea	d as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	Iown
bit 15-8	Unimplemen	ted: Read as '	0'				
bit 7	PAUSE: Paus	se Period Statu	is bit				
	1 = The modu	ule is transmitti	ng/receiving a	pause period			
	0 = The modu	ule is not transr	mitting/receivir	ng a pause per	riod		
bit 6-4	NIB<2:0>: Ni	bble Status bit					
	Module in Tra	nsmit Mode (R	<u> CVEN = 0):</u>				
	111 = Module	e is transmitting	a CRC nibble	9			
	101 = Module	e is transmitting	Data Nibble	5			
	100 = Module	e is transmitting	Data Nibble	4			
	011 = Module	e is transmitting	g Data Nibble 3	3			
	010 = Module	e is transmitting	g Data Nibble 2	2			
	001 = Module	e is transmitting	j Dala Nibble	I le or nause ne	eriod or is not t	ransmitting	
	Module in Re	ceive Mode (R	CVEN = 1)			ransmitting	
	111 = Module	e is receiving a	CRC nibble of	r was receiving	g this nibble wh	nen an error oc	curred
	110 = Module	e is receiving D	ata Nibble 6 o	r was receivin	g this nibble wl	nen an error oo	curred
	101 = Module	e is receiving D	ata Nibble 5 o	r was receivin	g this nibble wi	nen an error oc	curred
	100 = Module	e is receiving D	ata Nibble 4 0 ata Nibble 3 o	r was receiving	g this nibble wi	nen an error oc	curred
	010 = Module	e is receiving D	ata Nibble 2 o	r was receiving	g this nibble wi	hen an error og	curred
	001 = Module	e is receiving D	ata Nibble 1 o	r was receivin	g this nibble wi	nen an error oo	curred
	000 = Module	e is receiving a	status nibble	or waiting for S	Sync		
bit 3	CRCERR: CF	RC Status bit (F	Receive mode	only)			
	1 = A CRC error occurred for the 1-6 data nibbles in SENTxDATH/L						
	0 = A CRC error has not occurred						
bit 2	FRMERR: Fra	aming Error Sta	atus bit (Recei	ve mode only))		
	\perp = A data nit	ble was receiv	ed with less th	han 12 tick per	loas or greater	than 27 tick pe	eriods
bit 1		Ty Possiver L	dla Statua hit (Docoivo modo			
	1 - The SEN	n i X rtetteliveli I(Tv data bus ba	ne Status Dil (s boon Idio /bi	neceive mode		X<15.05 or are	ator
	1 = The SEN	Tx data bus ha	not Idle	ign) ior a pello		~~10.0~ 01 gre	alei
							

REGISTER 20-2: SENTxSTAT: SENTx STATUS REGISTER

Note 1: In Receive mode (RCVEN = 1), the SYNCTXEN bit is read-only.

REGISTER 24-2: ADxCON2: ADCx CONTROL REGISTER 2 (CONTINUED)

bit 1	 BUFM: Buffer Fill Mode Select bit 1 = Starts buffer filling the first half of the buffer on the first interrupt and the second half of the buffer on the next interrupt 0 = Always starts filling the buffer from the Start address
bit 0	 ALTS: Alternate Input Sample Mode Select bit 1 = Uses channel input selects for Sample MUX A on the first sample and Sample MUX B on the next sample 0 = Always uses channel input selects for Sample MUX A

Note 1: The ADCx VREFH Input is connected to AVDD and the VREFL input is connected to AVss.

REGISTER 25-4: CMxMSKSRC: COMPARATOR x MASK SOURCE SELECT CONTROL REGISTER (CONTINUED)

bit 3-0 SELSRCA<3:0>: Mask A Input Select bits

1111 = FLT4 1110 = FLT2

1101 = Reserved

1100 = Reserved

1011 = Reserved

- 1010 = Reserved
- 1001 = Reserved
- 1000 = Reserved

0111 = Reserved

0110 = Reserved

0101 = PWM3H

0100 = PWM3L

- 0011 = PWM2H
- 0010 = PWM2L
- 0001 = PWM1H 0000 = PWM1L

REGISTER 25-5: CMxMSKCON: COMPARATOR x MASK GATING CONTROL REGISTER (CONTINUED)

- bit 3 ABEN: AND Gate B Input Enable bit
 - 1 = MBI is connected to AND gate
 - 0 = MBI is not connected to AND gate
- bit 2 ABNEN: AND Gate B Input Inverted Enable bit 1 = Inverted MBI is connected to AND gate
 - 0 = Inverted MBI is not connected to AND gate
- bit 1 AAEN: AND Gate A Input Enable bit 1 = MAI is connected to AND gate 0 = MAI is not connected to AND gate
- bit 0 AANEN: AND Gate A Input Inverted Enable bit
 - 1 = Inverted MAI is connected to AND gate
 - 0 = Inverted MAI is not connected to AND gate

29.6 MPLAB X SIM Software Simulator

The MPLAB X SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB X SIM Software Simulator fully supports symbolic debugging using the MPLAB XC Compilers, and the MPASM and MPLAB Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

29.7 MPLAB REAL ICE In-Circuit Emulator System

The MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs all 8, 16 and 32-bit MCU, and DSC devices with the easy-to-use, powerful graphical user interface of the MPLAB X IDE.

The emulator is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with in-circuit debugger systems (RJ-11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

The emulator is field upgradable through future firmware downloads in MPLAB X IDE. MPLAB REAL ICE offers significant advantages over competitive emulators including full-speed emulation, run-time variable watches, trace analysis, complex breakpoints, logic probes, a ruggedized probe interface and long (up to three meters) interconnection cables.

29.8 MPLAB ICD 3 In-Circuit Debugger System

The MPLAB ICD 3 In-Circuit Debugger System is Microchip's most cost-effective, high-speed hardware debugger/programmer for Microchip Flash DSC and MCU devices. It debugs and programs PIC Flash microcontrollers and dsPIC DSCs with the powerful, yet easy-to-use graphical user interface of the MPLAB IDE.

The MPLAB ICD 3 In-Circuit Debugger probe is connected to the design engineer's PC using a highspeed USB 2.0 interface and is connected to the target with a connector compatible with the MPLAB ICD 2 or MPLAB REAL ICE systems (RJ-11). MPLAB ICD 3 supports all MPLAB ICD 2 headers.

29.9 PICkit 3 In-Circuit Debugger/ Programmer

The MPLAB PICkit 3 allows debugging and programming of PIC and dsPIC Flash microcontrollers at a most affordable price point using the powerful graphical user interface of the MPLAB IDE. The MPLAB PICkit 3 is connected to the design engineer's PC using a fullspeed USB interface and can be connected to the target via a Microchip debug (RJ-11) connector (compatible with MPLAB ICD 3 and MPLAB REAL ICE). The connector uses two device I/O pins and the Reset line to implement in-circuit debugging and In-Circuit Serial Programming[™] (ICSP[™]).

29.10 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages, and a modular, detachable socket assembly to support various package types. The ICSP cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices, and incorporates an MMC card for file storage and data applications.

TABLE 30-6:	DC CHARACTERISTICS: OPERATING CURRENT (IDD)	
-------------	---	--

DC CHARACTERISTICS			Standard O (unless oth Operating te	perating Condition erwise stated) mperature -40°C ≤ -40°C ≤	s: 4.5V to 5.8 ≤ Ta ≤ +85°C ≤ Ta ≤ +125°C	5 V for Industrial C for Extended
Param.	Тур. ⁽²⁾	Max.	Units		Conditio	ons
Operating Cur	rent (IDD) ⁽¹⁾					
DC20d	4.5	5.5	mA	-40°C		
DC20a	4.65	5.6	mA	+25°C	5.01/	
DC20b	4.85	6.0	mA	+85°C	5.00	
DC20c	5.6	7.2	mA	+125°C		
DC22d	8.6	10.6	mA	-40°C		
DC22a	8.8	10.8	mA	+25°C	5.0V	20 MIPS
DC22b	9.1	11.1	mA	+85°C		
DC22c	9.8	12.6	mA	+125°C		
DC23d	16.8	18.5	mA	-40°C		
DC23a	17.2	19.0	mA	+25°C	5.0\/	
DC23b	17.55	19.2	mA	+85°C	5.0 V	40 MIPS
DC23c	18.3	21.0	mA	+125°C		
DC24d	25.15	28.0	mA	-40°C		
DC24a	25.5	28.0	mA	+25°C	5.0\/	
DC24b	25.5	28.0	mA	+85°C	5.0 v	
DC24c	25.55	28.5	mA	+125°C		
DC25d	29.0	31.0	mA	-40°C		
DC25a	28.5	31.0	mA	+25°C	5.0V	70 MIPS
DC25b	28.3	31.0	mA	+85°C		

Note 1: IDD is primarily a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption. The test conditions for all IDD measurements are as follows:

 Oscillator is configured in EC mode and external clock is active, OSC1 is driven with external square wave from rail-to-rail (EC clock overshoot/undershoot < 250 mV required)

- · CLKO is configured as an I/O input pin in the Configuration Word
- All I/O pins are configured as outputs and driving low
- MCLR = VDD, WDT and FSCM are disabled
- CPU, SRAM, program memory and data memory are operational
- No peripheral modules are operating or being clocked (defined PMDx bits are all ones)
- CPU executing
 - while(1)

```
{
NOP();
```

```
NOP ( )
```

2: Data in "Typ." column is at 5.0V, +25°C unless otherwise stated.

30.2 AC Characteristics and Timing Parameters

This section defines the dsPIC33EVXXXGM00X/10X family AC characteristics and timing parameters.

TABLE 30-15: TEMPERATURE AND VOLTAGE SPECIFICATIONS - AC

	Standard Operating Conditions: 4.5V to 5.5V			
	(unless otherwise stated)			
AC CHARACTERISTICS	Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended			
	Operating voltage VDD range as described in Section 30.1 "DC Characteristics" .			

FIGURE 30-1: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS



TABLE 30-16: CAPACITIVE LOADING REQUIREMENTS ON OUTPUT PINS

Param No.	Symbol	Characteristic	Min.	Тур.	Max.	Units	Conditions
DO50	Cosco	OSC2 Pin	_	—	15	pF	In XT and HS modes, when external clock is used to drive OSC1
DO56	Сю	All I/O Pins and OSC2	—	—	50	pF	EC mode
DO58	Св	SCLx, SDAx	—	_	400	pF	In I ² C mode



FIGURE 30-19: SPI2 SLAVE MODE (FULL-DUPLEX, CKE = 0, CKP = 0, SMP = 0) TIMING CHARACTERISTICS

АС СНА	RACTERI	STICS		$\begin{array}{l} \mbox{Standard Operating Conditions: 4.5V to 5.5V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$				
Param. No.	Symbol	Characteristic ⁽³⁾		Min.	Max.	Units	Conditions	
IS10	TLO:SCL	Clock Low Time	100 kHz mode	4.7	_	μS		
			400 kHz mode	1.3	_	μS		
			1 MHz mode ⁽¹⁾	0.5	_	μS		
IS11	THI:SCL	Clock High Time	100 kHz mode	4.0	—	μS	Device must operate at a minimum of 1.5 MHz	
			400 kHz mode	0.6	_	μS	Device must operate at a minimum of 10 MHz	
			1 MHz mode ⁽¹⁾	0.5	—	μS		
IS20	TF:SCL	SDAx and SCLx Fall Time	100 kHz mode	—	300	ns	CB is specified to be from	
			400 kHz mode	20 + 0.1 Св	300	ns	10 to 400 pF	
			1 MHz mode ⁽¹⁾	—	100	ns		
IS21	TR:SCL	SDAx and SCLx Rise Time	100 kHz mode	—	1000	ns	CB is specified to be from 10 to 400 pF	
			400 kHz mode	20 + 0.1 Св	300	ns		
			1 MHz mode ⁽¹⁾		300	ns		
IS25	TSU:DAT	Data Input Setup Time	100 kHz mode	250	—	ns		
			400 kHz mode	100	—	ns		
			1 MHz mode ⁽¹⁾	100	—	ns		
IS26	THD:DAT	Data Input Hold Time	100 kHz mode	0	—	μS		
			400 kHz mode	0	0.9	μS		
			1 MHz mode ⁽¹⁾	0	0.3	μS		
IS30	Tsu:sta	Start Condition Setup Time	100 kHz mode	4.7	—	μS	Only relevant for Repeated Start condition	
			400 kHz mode	0.6	—	μS		
			1 MHz mode ⁽¹⁾	0.25	—	μS		
IS31	THD:STA	Start Condition	100 kHz mode	4.0	—	μS	After this period, the first	
		Hold lime	400 kHz mode	0.6	—	μS	clock pulse is generated	
			1 MHz mode ⁽¹⁾	0.25	—	μS		
IS33	Tsu:sto	Stop Condition Setup Time	100 kHz mode	4.7	—	μS		
			400 kHz mode	0.6	—	μS		
			1 MHz mode ⁽¹⁾	0.6	—	μS		
IS34	Thd:sto	Stop Condition Hold Time	100 kHz mode	4	—	μS		
			400 kHz mode	0.6	—	μS		
			1 MHz mode ⁽¹⁾	0.25		μS		
IS40	TAA:SCL	Output Valid From Clock	100 kHz mode	0	3500	ns		
			400 kHz mode	0	1000	ns		
			1 MHz mode ⁽¹⁾	0	350	ns		
IS45	TBF:SDA	Bus Free Time	100 kHz mode	4.7		μS	Time the bus must be free	
			400 kHz mode	1.3		μS	perore a new (ransmission	
			1 MHz mode ⁽¹⁾	0.5	—	μS		
IS50	Св	Bus Capacitive Lo	bading		400	pF		
IS51	TPGD	Pulse Gobbler Delay		65	390	ns	See Note 2	

Note 1: Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).

2: The typical value for this parameter is 130 ns.

3: These parameters are characterized but not tested in manufacturing.