

Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.


Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	70 MIPs
Connectivity	I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, WDT
Number of I/O	35
Program Memory Size	32KB (11K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	4K x 8
/oltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	A/D 24x10/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-VQFN Exposed Pad
Supplier Device Package	44-QFN (8x8)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33ev32gm004t-i-ml

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## **Pin Diagrams**



**TABLE 1-1:** PINOUT I/O DESCRIPTIONS (CONTINUED)

Pin Name	Pin Type	Buffer Type	PPS	Description
SCK2	I/O	ST	Yes	Synchronous serial clock input/output for SPI2.
SDI2	I	ST	Yes	SPI2 data in.
SDO2	0	_	Yes	SPI2 data out.
SS2	I/O	ST	Yes	SPI2 slave synchronization or frame pulse I/O.
SCL1	I/O	ST	No	Synchronous serial clock input/output for I2C1.
SDA1	I/O	ST	No	Synchronous serial data input/output for I2C1.
ASCL1	I/O	ST	No	Alternate synchronous serial clock input/output for I2C1.
ASDA1	I/O	ST	No	Alternate synchronous serial data input/output for I2C1.
C1RX	I	ST	Yes	CAN1 bus receive pin.
C1TX	0	_	Yes	CAN1 bus transmit pin.
SENT1TX	0	_	Yes	SENT1 transmit pin.
SENT1RX	I	_	Yes	SENT1 receive pin.
SENT2TX	0		Yes	SENT2 transmit pin.
SENT2RX	1	_	Yes	SENT2 receive pin.
CVREF	0	Analog	No	Comparator Voltage Reference output.
C1IN1+, C1IN2-, C1IN1-, C1IN3-	I	Analog	No	Comparator 1 inputs.
C10UT	0	_	Yes	Comparator 1 output.
C2IN1+, C2IN2-, C2IN1-, C2IN3-	I	Analog	No	Comparator 2 inputs.
C2OUT	0	_	Yes	Comparator 2 output.
C3IN1+, C3IN2-, C2IN1-, C3IN3-		Analog	No	Comparator 3 inputs.
C3OUT	0	_	Yes	Comparator 3 output.
C4IN1+, C4IN2-, C4IN1-, C4IN3-	I	Analog	No	Comparator 4 inputs.
C4OUT	0	_	Yes	Comparator 4 output.
C5IN1+, C5IN2-, C5IN1-, C5IN3-	I	Analog	No	Comparator 5 inputs.
C5OUT	0	_	Yes	Comparator 5 output.
FLT1-FLT2	1	ST	Yes	PWM Fault Inputs 1 and 2.
FLT3-FLT8	I	ST	NO	PWM Fault Inputs 3 to 8.
FLT32		ST	NO	PWM Fault Input 32.
DTCMP1-DTCMP3		ST		PWM Dead-Time Compensation Inputs 1 to 3.
PWM1L-PWM3L	0	_		PWM Low Outputs 1 to 3.
PWM1H-PWM3H	0		No	PWM High Outputs 1 to 3.
SYNCI1		ST	Yes	PWM Synchronization Input 1.
SYNCO1	0	_	Yes	PWM Synchronization Output 1.
PGED1	I/O	ST	No	Data I/O pin for Programming/Debugging Communication Channel 1.
PGEC1		ST	No	Clock input pin for Programming/Debugging Communication Channel 1.
PGED2	I/O	ST ST	No	Data I/O pin for Programming/Debugging Communication Channel 2.
PGEC2 PGED3	1/0	ST	No No	Clock input pin for Programming/Debugging Communication Channel 2.  Data I/O pin for Programming/Debugging Communication Channel 3.
PGEC3	I/O I	ST	No No	Clock input pin for Programming/Debugging Communication Channel 3.
MCLR	I/P	ST	No	Master Clear (Reset) input. This pin is an active-low Reset to the device.
	1	l		I ==

**Legend:** CMOS = CMOS compatible input or output

ST = Schmitt Trigger input with CMOS levels

PPS = Peripheral Pin Select

Analog = Analog input O = Output

TTL = TTL input buffer

P = Power

I = Input

### REGISTER 3-2: CORCON: CORE CONTROL REGISTER (CONTINUED)

bit 3

IPL3: CPU Interrupt Priority Level Status bit 3<sup>(2)</sup>

1 = CPU Interrupt Priority Level is greater than 7

0 = CPU Interrupt Priority Level is 7 or less

bit 2 SFA: Stack Frame Active Status bit

1 = Stack frame is active; W14 and W15 address 0x0000 to 0xFFFF, regardless of DSRPAG and

DSWPAG values

0 = Stack frame is not active; W14 and W15 address of EDS or Base Data Space

bit 1 RND: Rounding Mode Select bit

1 = Biased (conventional) rounding is enabled
 0 = Unbiased (convergent) rounding is enabled
 IF: Integer or Fractional Multiplier Mode Select bit

1 = Integer mode is enabled for DSP multiply0 = Fractional mode is enabled for DSP multiply

Note 1: This bit is always read as '0'.

bit 0

2: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU Interrupt Priority Level.

# 4.1.1 PROGRAM MEMORY ORGANIZATION

The program memory space is organized in word-addressable blocks. Although it is treated as 24 bits wide, it is more appropriate to think of each address of the program memory as a lower and upper word, with the upper byte of the upper word being unimplemented. The lower word always has an even address, while the upper word has an odd address (see Figure 4-5).

Program memory addresses are always word-aligned on the lower word and addresses are incremented or decremented by two during the code execution. This arrangement provides compatibility with the Data Memory Space Addressing and makes data in the program memory space accessible.

#### 4.1.2 INTERRUPT AND TRAP VECTORS

All dsPIC33EVXXXGM00X/10X family devices reserve the addresses between 0x000000 and 0x000200 for hard-coded program execution vectors. A hardware Reset vector is provided to redirect code execution from the default value of the PC on device Reset to the actual start of code. A GOTO instruction is programmed by the user application at address, 0x000000 of Flash memory, with the actual address for the start of code at address, 0x000002 of Flash memory.

For more information on the Interrupt Vector Tables, see Section 7.1 "Interrupt Vector Table".




TABLE 4-41: PORTF REGISTER MAP FOR dsPIC33EVXXXGMX06 DEVICES

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	AII Resets
TRISF	0E64	_	-	-		1	_	_	_	1	_	_	_	_		TRISF	<1:0>	0003
PORTF	0E66	1	-	_	-	_	_	_	_	_	_	_	_	_	_	RF<1	:0>	xxxx
LATF	0E68	1	-	_	-	_	_	_	_	_	_	_	_	_	_	LATF<	:1:0>	xxxx
ODCF	0E6A		ı	1		ı	_	_	_	ı	_	-	-	_		ODCF:	<1:0>	0000
CNENF	0E6C	1	-	_	-	_	_	_	_	_	_	_	_	_	_	CNIEF	<1:0>	0000
CNPUF	0E6E	1	-	_	-	_	_	_	_	_	_	_	_	_	_	CNPUF	<1:0>	0000
CNPDF	0E70	_	_	_	_	_	_	_	_	_	_	_	_	_	_	CNPDF	<1:0>	0000

 $\textbf{Legend:} \quad \textbf{x} = \text{unknown value on Reset;} \\ \textbf{--} = \text{unimplemented, read as '0'}. \\ \textbf{Reset values are shown in hexadecimal.}$ 

## TABLE 4-42: PORTG REGISTER MAP FOR dsPIC33EVXXXGMX06 DEVICES

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISG	0E78	_	_	_	_	_	_		TRISC	6<9:6>		_	_	_	_	_	_	03C0
PORTG	0E7A		_	_	_	_	_		RG<	9:6>		_	_	_	_	_	_	xxxx
LATG	0E7C		_	_	_	_	_		LATG	<9:6>		_	_	_	_	_	_	xxxx
ODCG	0E7E		_	_	_	_	_		ODC	6<9:6>		_	_	_	_	_	_	0000
CNENG	0E80		_	_	_	_	_		CNIE	G<9:6>		_	_	_	_	_	_	0000
CNPUG	0E82		_	_	_	_	_		CNPU	G<9:6>		_	_	_	_	_	_	0000
CNPDG	0E84		_	_	_	_	_		CNPD	G<9:6>		_	_	_	_	_	_	0000
ANSELG	0E86		_	_	_	_	_		ANSG	S<9:6>		_	_	_	_	_	_	0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

# 4.7 Interfacing Program and Data Memory Spaces

The dsPIC33EVXXXGM00X/10X family architecture uses a 24-bit wide Program Space and a 16-bit wide Data Space. The architecture is also a modified Harvard scheme, meaning that data can also be present in the Program Space. To use this data successfully, it must be accessed in a way that preserves the alignment of information in both the spaces.

Aside from normal execution, the architecture of the dsPIC33EVXXXGM00X/10X family devices provides two methods by which Program Space can be accessed during operation:

- Using table instructions to access individual bytes or words anywhere in the Program Space
- Remapping a portion of the Program Space into the Data Space (Program Space Visibility)

Table instructions allow an application to read or write to small areas of the program memory. This capability makes the method ideal for accessing data tables that need to be updated periodically. It also allows access to all bytes of the program word. The remapping method allows an application to access a large block of data on a read-only basis, which is ideal for look-ups from a large table of static data. The application can only access the least significant word of the program word.

Table 4-47 shows the construction of the Program Space address.

How the data is accessed from Program Space is shown in Figure 4-17.

TABLE 4-47: PROGRAM SPACE ADDRESS CONSTRUCTION

Access Type	Access	Program Space Address								
Access Type	Space	<23>	<22:16>	<15>	<14:1>	<0>				
Instruction Access	ruction Access User 0 PC<22:1>					0				
(Code Execution)		0xx xxxx xxxx xxxx xxx0								
TBLRD/TBLWT	User	ТВ	LPAG<7:0>		Data EA<15:0>					
(Byte/Word Read/Write)		0xxx xxxx xxxx xxxx xxxx xxxx								
	Configuration	ТВ	LPAG<7:0>	Data EA<15:0>						
		1	xxx xxxx	xxxx xxxx xxxx xxxx						

#### REGISTER 11-6: RPINR11: PERIPHERAL PIN SELECT INPUT REGISTER 11

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	_	_	_	_	_	_	_
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
OCFAR<7:0>										
bit 7 bit										

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15-8 Unimplemented: Read as '0'

bit 7-0 OCFAR<7:0>: Assign Output Compare Fault A (OCFA) to the Corresponding RPn Pin bits

(see Table 11-2 for input pin selection numbers)

10110101 = Input tied to RPI181

•

Ī

00000001 = Input tied to CMP1 00000000 = Input tied to Vss

#### REGISTER 14-4: DMTSTAT: DEADMAN TIMER STATUS REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	_	_	_	_	_	_	_
bit 15							bit 8

R-0, HC	R-0, HC	R-0, HC	U-0	U-0	U-0	U-0	R-0
BAD1	BAD2	DMTEVENT	_	_	_	_	WINOPN
bit 7							bit 0

**Legend:** HC = Hardware Clearable bit

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15-8 **Unimplemented:** Read as '0'

bit 7 BAD1: Deadman Timer Bad STEP1<7:0> Value Detect bit

1 = Incorrect STEP1<7:0> value was detected 0 = Incorrect STEP1<7:0> value was not detected

bit 6 BAD2: Deadman Timer Bad STEP2<7:0> Value Detect bit

1 = Incorrect STEP2<7:0> value was detected 0 = Incorrect STEP2<7:0> value was not detected

bit 5 **DMTEVENT:** Deadman Timer Event bit

1 = Deadman Timer event was detected (counter expired, or bad STEP1<7:0> or STEP2<7:0> value

was entered prior to counter increment)

0 = Deadman Timer event was not detected

bit 4-1 **Unimplemented:** Read as '0'

bit 0 WINOPN: Deadman Timer Clear Window bit

1 = Deadman Timer clear window is open

0 = Deadman Timer clear window is not open

## REGISTER 17-7: PWMCONx: PWMx CONTROL REGISTER (CONTINUED)

bit 7-6 **DTC<1:0>:** Dead-Time Control bits

11 = Dead-Time Compensation mode

10 = Dead-time function is disabled

01 = Negative dead time is actively applied for Complementary Output mode

00 = Positive dead time is actively applied for all Output modes

bit 5 **DTCP:** Dead-Time Compensation Polarity bit<sup>(3)</sup>

When Set to '1':

If DTCMPx = 0, PWMxL is shortened and PWMxH is lengthened. If DTCMPx = 1, PWMxH is shortened and PWMxL is lengthened.

When Set to '0':

If DTCMPx = 0, PWMxH is shortened and PWMxL is lengthened. If DTCMPx = 1, PWMxL is shortened and PWMxH is lengthened.

bit 4-3 **Unimplemented:** Read as '0'

bit 2 **CAM:** Center-Aligned Mode Enable bit<sup>(2,4)</sup>

1 = Center-Aligned mode is enabled0 = Edge-Aligned mode is enabled

bit 1 XPRES: External PWMx Reset Control bit (5)

1 = Current-limit source resets the time base for this PWM generator if it is in Independent Time Base mode

0 = External pins do not affect PWMx time base

bit 0 **IUE:** Immediate Update Enable bit<sup>(2)</sup>

1 = Updates to the active MDC/PDCx/DTRx/ALTDTRx/PHASEx registers are immediate

0 = Updates to the active MDC/PDCx/DTRx/ALTDTRx/PHASEx registers are synchronized to the PWMx period boundary

Note 1: Software must clear the interrupt status here and in the corresponding IFSx bit in the interrupt controller.

- 2: These bits should not be changed after the PWMx is enabled (PTEN = 1).
- 3: DTC<1:0> = 11 for DTCP to be effective; else, DTCP is ignored.
- **4:** The Independent Time Base (ITB = 1) mode must be enabled to use Center-Aligned mode. If ITB = 0, the CAM bit is ignored.
- 5: To operate in External Period Reset mode, the ITB bit must be '1' and the CLMOD bit in the FCLCONx register must be '0'.

#### REGISTER 17-8: PDCx: PWMx GENERATOR DUTY CYCLE REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
PDCx<15:8>										
bit 15		bit 8								

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
PDCx<7:0>										
bit 7							bit 0			

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15-0 PDCx<15:0>: PWMx Generator Duty Cycle Value bits

#### REGISTER 17-9: PHASEX: PWMx PRIMARY PHASE-SHIFT REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
PHASEx<15:8>										
bit 15										

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
PHASEx<7:0>									
bit 7							bit 0		

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15-0 PHASEx<15:0>: PWMx Phase-Shift Value or Independent Time Base Period for the PWM Generator bits

Note 1: If ITB (PWMCONx<9>) = 0, the following applies based on the mode of operation:

Complementary, Redundant and Push-Pull Output modes (PMOD<1:0> (IOCONx<11:10>) = 00, 01 or

10), PHASEx<15:0> = Phase-shift value for PWMxH and PWMxL outputs.

2: If ITB (PWMCONx<9>) = 1, the following applies based on the mode of operation:
Complementary, Redundant and Push-Pull Output modes (PMOD<1:0> (IOCONx<11:10>) = 00, 01 or 10),
PHASEx<15:0> = Independent Time Base period value for PWMxH and PWMxL.

#### REGISTER 17-17: LEBDLYx: PWMx LEADING-EDGE BLANKING DELAY REGISTER

U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0		
_	_	_	-	LEB<11:8>					
bit 15							bit 8		

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
LEB<7:0>								
bit 7							bit 0	

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15-12 **Unimplemented:** Read as '0'

bit 11-0 LEB<11:0>: Leading-Edge Blanking Delay for Current-Limit and Fault Inputs bits

# REGISTER 22-16: CxRXFnSID: CANx ACCEPTANCE FILTER n STANDARD IDENTIFIER REGISTER (n = 0-15)

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3
bit 15							bit 8

R/W-x	R/W-x	R/W-x	U-0	R/W-x	U-0	R/W-x	R/W-x
SID2	SID1	SID0	_	EXIDE	_	EID17	EID16
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15-5 SID<10:0>: Standard Identifier bits

1 = Message address bit, SIDx, must be '1' to match filter 0 = Message address bit, SIDx, must be '0' to match filter

bit 4 Unimplemented: Read as '0'

bit 3 **EXIDE:** Extended Identifier Enable bit

If MIDE = 1:

1 = Matches only messages with Extended Identifier addresses0 = Matches only messages with Standard Identifier addresses

If MIDE = 0:
Ignores EXIDE bit.

bit 2 Unimplemented: Read as '0'

bit 1-0 EID<17:16>: Extended Identifier bits

1 = Message address bit, EIDx, must be '1' to match filter 0 = Message address bit, EIDx, must be '0' to match filter

# REGISTER 22-17: Cxrxfneid: CANx ACCEPTANCE FILTER n EXTENDED IDENTIFIER REGISTER (n = 0-15)

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
EID<15:8>								
bit 15							bit 8	

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
EID<7:0>								
bit 7				bit 0				

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15-0 **EID<15:0>:** Extended Identifier bits

1 = Message address bit, EIDx, must be '1' to match filter

0 = Message address bit, EIDx, must be '0' to match filter

### 27.0 SPECIAL FEATURES

Note: This data sheet summarizes the features of the dsPIC33EVXXXGM00X/10X family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the related section of the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).

The dsPIC33EVXXXGM00X/10X family devices include several features intended to maximize application flexibility and reliability, and minimize cost through elimination of external components. These are:

- · Flexible Configuration
- Watchdog Timer (WDT)
- Code Protection and CodeGuard™ Security
- In-Circuit Serial Programming™ (ICSP™)
- In-Circuit Emulation

#### 27.1 Configuration Bits

In dsPIC33EVXXXGM00X/10X family devices, the Configuration bytes are implemented as volatile memory. This means that configuration data must be programmed each time the device is powered up. Configuration data is stored at the top of the on-chip program memory space, known as the Flash Configuration bytes. Their specific locations are shown in Table 27-1. The configuration data is automatically loaded from the Flash Configuration bytes to the proper Configuration Shadow registers during device Resets.

**Note:** Configuration data is reloaded on all types of device Resets.

When creating applications for these devices, users should always specifically allocate the location of the Flash Configuration bytes for configuration data in their code for the compiler. This is to ensure that program code is not stored in this address when the code is compiled.

The upper 2 bytes of all Flash Configuration Words in program memory should always be '1111 1111 1111 1111'. This makes them appear to be NOP instructions in the remote event that their locations are ever executed by accident. Since Configuration bits are not implemented in the corresponding locations, writing '1's to these locations has no effect on device operation.

**Note:** Performing a page erase operation on the last page of program memory clears the Flash Configuration bytes, enabling code protection as a result. Therefore, users should avoid performing page erase operations on the last page of program memory.

The Configuration Flash bytes map is shown in Table 27-1.

TABLE 28-2: INSTRUCTION SET OVERVIEW (CONTINUED)

Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
78	SWAP	SWAP.b	Wn	Wn = nibble swap Wn	1	1	None
		SWAP	Wn	Wn = byte swap Wn	1	1	None
79	TBLRDH	TBLRDH	Ws,Wd	Read Prog<23:16> to Wd<7:0>	1	5	None
80	TBLRDL	TBLRDL	Ws,Wd	Read Prog<15:0> to Wd	1	5	None
81	TBLWTH	TBLWTH	Ws,Wd	Write Ws<7:0> to Prog<23:16>	1	2	None
82	TBLWTL	TBLWTL	Ws,Wd	Write Ws to Prog<15:0>	1	2	None
83	ULNK	ULNK		Unlink Frame Pointer	1	1	SFA
84	XOR	XOR	f	f = f .XOR. WREG	1	1	N,Z
		XOR	f,WREG	WREG = f .XOR. WREG	1	1	N,Z
		XOR	#lit10,Wn	Wd = lit10 .XOR. Wd	1	1	N,Z
		XOR	Wb,Ws,Wd	Wd = Wb .XOR. Ws	1	1	N,Z
		XOR	Wb,#lit5,Wd	Wd = Wb .XOR. lit5	1	1	N,Z
85	ZE	ZE	Ws, Wnd	Wnd = Zero-extend Ws	1	1	C,Z,N

Note: Read and Read-Modify-Write (e.g., bit operations and logical operations) on non-CPU SFRs incur an additional instruction cycle.

## 29.0 DEVELOPMENT SUPPORT

The PIC<sup>®</sup> microcontrollers (MCU) and dsPIC<sup>®</sup> digital signal controllers (DSC) are supported with a full range of software and hardware development tools:

- · Integrated Development Environment
  - MPLAB® X IDE Software
- · Compilers/Assemblers/Linkers
  - MPLAB XC Compiler
  - MPASM<sup>TM</sup> Assembler
  - MPLINK<sup>TM</sup> Object Linker/ MPLIB<sup>TM</sup> Object Librarian
  - MPLAB Assembler/Linker/Librarian for Various Device Families
- Simulators
  - MPLAB X SIM Software Simulator
- Emulators
  - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debuggers/Programmers
  - MPLAB ICD 3
  - PICkit™ 3
- · Device Programmers
  - MPLAB PM3 Device Programmer
- Low-Cost Demonstration/Development Boards, Evaluation Kits and Starter Kits
- · Third-party development tools

# 29.1 MPLAB X Integrated Development Environment Software

The MPLAB X IDE is a single, unified graphical user interface for Microchip and third-party software, and hardware development tool that runs on Windows®, Linux and Mac OS® X. Based on the NetBeans IDE, MPLAB X IDE is an entirely new IDE with a host of free software components and plug-ins for high-performance application development and debugging. Moving between tools and upgrading from software simulators to hardware debugging and programming tools is simple with the seamless user interface.

With complete project management, visual call graphs, a configurable watch window and a feature-rich editor that includes code completion and context menus, MPLAB X IDE is flexible and friendly enough for new users. With the ability to support multiple tools on multiple projects with simultaneous debugging, MPLAB X IDE is also suitable for the needs of experienced users.

#### Feature-Rich Editor:

- Color syntax highlighting
- Smart code completion makes suggestions and provides hints as you type
- Automatic code formatting based on user-defined rules
- · Live parsing

User-Friendly, Customizable Interface:

- Fully customizable interface: toolbars, toolbar buttons, windows, window placement, etc.
- · Call graph window

Project-Based Workspaces:

- · Multiple projects
- · Multiple tools
- · Multiple configurations
- · Simultaneous debugging sessions

File History and Bug Tracking:

- · Local file history feature
- · Built-in support for Bugzilla issue tracker

#### **TABLE 30-18: PLL CLOCK TIMING SPECIFICATIONS**

AC CHARACTERISTICS			Standard Operating Conditions: 4.5V to 5.5V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ for Extended						
Param No.	Symbol	Min.	Typ. <sup>(1)</sup>	Max.	Units	Conditions			
OS50	FPLLI	PLL Voltage Controlled Oscillator (VCO) Input Frequency Range	0.8	_	8.0	MHz	ECPLL, XTPLL modes		
OS51	Fsys	On-Chip VCO System Frequency	120	_	340	MHz			
OS52	TLOCK	PLL Start-up Time (Lock Time)	0.9	1.5	3.1	ms			
OS53	DCLK	CLKO Stability (Jitter)(2)	-3	0.5	3	%			

- **Note 1:** Data in "Typ." column is at 5.0V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.
  - 2: This jitter specification is based on clock cycle-by-clock cycle measurements. To get the effective jitter for individual time bases or communication clocks used by the application, use the following formula:

$$Effective \ Jitter = \frac{DCLK}{\sqrt{\frac{FOSC}{Time \ Base \ or \ Communication \ Clock}}}$$

For example, if Fosc = 120 MHz and the SPI bit rate = 10 MHz, the effective jitter is as follows:

Effective Jitter = 
$$\frac{DCLK}{\sqrt{\frac{120}{10}}} = \frac{DCLK}{\sqrt{12}} = \frac{DCLK}{3.464}$$

## **TABLE 30-19: INTERNAL FRC ACCURACY**

AC CHA	RACTERISTICS	Standard Operating Conditions: 4.5V to 5.5V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ for Extended							
Param No.	Characteristic   Min   Tyn   Max   Units   Conditions				tions				
Internal	FRC Accuracy @ FRC Fre	equency	= 7.37 M	Hz <sup>(1)</sup>					
F20a	FRC	-1	0.5	+1	%	$-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ VDD = 4.5-5.5V			
F20b	FRC	-2	1	+2	%	-40°C ≤ TA ≤ +125°C			

Note 1: Frequency calibrated at +25°C and 5.0V. TUN<5:0> bits can be used to compensate for temperature drift.

#### **TABLE 30-20: INTERNAL LPRC ACCURACY**


AC CHA	ARACTERISTICS	Standard Operating Conditions: 4.5V to 5.5V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ for Extended							
Param No.	Characteristic	Min.	Тур.	Max.	Units	Conditions			
LPRC @	32.768 kHz <sup>(1)</sup>								
F21a	LPRC	-15	5	+15	%	$-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ VDD = 4.5-5.5V			
F21b	LPRC	-30	10	+30	%	-40°C ≤ TA ≤ +125°C			

Note 1: Change of LPRC frequency as VDD changes.

TABLE 30-30: SPI2 MAXIMUM DATA/CLOCK RATE SUMMARY

AC CHARACTERISTICS			Standard Operating Conditions: 4.5V to 5.5V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ for Extended					
Maximum Data Rate	Master Transmit Only (Half-Duplex)	Master Transmit/Receive (Full-Duplex)	Slave Transmit/Receive (Full-Duplex)	CKE	СКР	SMP		
15 MHz	Table 30-31	_	_	0,1	0,1	0,1		
9 MHz	_	Table 30-32	_	1	0,1	1		
9 MHz	_	Table 30-33	_	0	0,1	1		
15 MHz	_	_	Table 30-34	1	0	0		
11 MHz	_	_	Table 30-35	1	1	0		
15 MHz	_	_	Table 30-36	0	1	0		
11 MHz	_	_	Table 30-37	0	0	0		

FIGURE 30-12: SPI2 MASTER MODE (HALF-DUPLEX, TRANSMIT ONLY, CKE = 0) TIMING CHARACTERISTICS



SENTx Module	238	D	
Shared I/O Port Structure	143	Data Address Space	36
SPIx Module		Alignment	
Type B Timer (Timer2 and Timer4)	176	Memory Map for 256-Kbyte Devices	
Type B/Type C Timer Pair (32-Bit Timer)	177	Memory Map for 32-Kbyte Devices	
Type C Timer (Timer3 and Timer5)	176	Memory Map for 64/128-Kbyte Devices	
UARTx Module	247	Near Data Space	
User-Programmable Blanking Function	302	SFR Space	
Watchdog Timer (WDT)	325	Width	
Brown-out Reset (BOR)	324	Data Space	
С		Extended X	72
		Memory Arbitration, Bus Master Priority	73
C Compilers	000	Paged Memory Scheme	
MPLAB XC	338	DC Characteristics	
CAN		Brown-out Reset (BOR)	
CAN Module	055	CTMU Current Source	
Control Registers		Doze Current (IDOZE)	
Message Buffers		Filter Capacitor (CEFC) Specifications	
Word 0		High Temperature	
Word 1		Brown-out Reset (BOR)	
Word 2		CTMU Current Source	
Word 3		I/O Pin Input Specifications	
Word 5		I/O Pin Output Specifications	407
Word 5		Idle Current (IDLE)	
Word 7		Op Amp/ Comparator x	411
Word 7		Operating Current (IDD)	405
Modes of Operation Overview		Operating MIPS vs. Voltage	404
Characteristics for High-Temperature	233	Power-Down Current (IPD)	405
Devices (+150°C)	430	Program Memory	407
Characteristics for Industrial/Extended Temperatu		Temperature and Voltage Specifications	404
Devices (-40°C to +125°C)		Doze Current (IDOZE)	405
Charge Time Measurement Unit (CTMU)		I/O Pin Input Specifications	
Charge Time Measurement Unit. See CTMU.	273	I/O Pin Output Specifications	
Code Examples		Idle Current (IIDLE)	
Port Write/Read	144	Internal Band Gap Reference Voltage	
PORTA Slew Selections		Op Amp/Comparator x Specifications	392
PWM1 Write-Protected Register		Op Amp/Comparator x Voltage Reference	
Unlock Sequence	200	Specifications	
PWRSAV Instruction Syntax		Operating Current (IDD)	
Code Protection		Operating MIPS vs. Voltage	
CodeGuard Security		Power-Down Current (IPD)	
Comparator Voltage Reference	,	Program Memory	
Configuring	313	Temperature and Voltage Specifications	
Control Registers		Thermal Operating Conditions	
Configuration Bits		Deadman Timer (DMT)	
Description		Control Registers	182
Controller Area Network (CAN)	253	Deadman Timer. See DMT.	227
Controller Area Network. See CAN.		Development Support	33 <i>1</i>
CPU	21	Direct Memory Access. See DMA.	
Addressing Modes	21	DMA Controller	110
Arithmetic Logic Unit (ALU)	30	Channel to Peripheral Associations Control Registers	
Control Registers	25		
Data Space Addressing	21	Supported Peripherals  DMAC Registers	108
DSP Engine		DMAXCNT	111
Instruction Set	21	DMAXCON	
Programmer's Model	23	DMAXPAD	
CTMU		DMAxREQ	
Control Registers	281	DMAXSTAH/L	
Customer Change Notification Service	493	DMAxSTBH/L	
Customer Notification Service		DMT	111
Customer Support	493	Doze Mode	125
		DOLO MIOGO	

RPOR11 (Peripheral Pin Select Output 11)		Т	
RPOR12 (Peripheral Pin Select Output 12)	171	Temperature and Voltage Specifications	
RPOR13 (Peripheral Pin Select Output 13)	171	AC	351
RPOR2 (Peripheral Pin Select Output 2)	166	High Temperature	55
RPOR3 (Peripheral Pin Select Output 3)	166	AC	409
RPOR4 (Peripheral Pin Select Output 4)		Thermal Packaging Characteristics	
RPOR5 (Peripheral Pin Select Output 5)			
RPOR6 (Peripheral Pin Select Output 6)	168	Third-Party Development Tools	
RPOR7 (Peripheral Pin Select Output 7)		Timer1	
RPOR8 (Peripheral Pin Select Output 8)		Control Register	
RPOR9 (Peripheral Pin Select Output 9)		Timer2/3 and Timer4/5	
SENTxCON1 (SENTx Control 1)		Control Registers	176
SENTxDATH (SENTx Receive Data High)		Timing Diagrams	
SENTxDATL (SENTx Receive Data Low)		10-Bit ADC Conversion (CHPS<1:0> = 01,	
SENTxSTAT (SENTx Status)		SIMSAM = 0, ASAM = 0, SSRC<2:0> = 000	
SEVTCMP (PWMx Primary Special Event		SSRCG = 0)	400
Compare)	206	10-Bit ADC Conversion (CHPS<1:0> = 01,	
SPIxCON1 (SPIx Control 1)		SIMSAM = 0, ASAM = 1, SSRC<2:0> = 111	
SPIxCON2 (SPIx Control 2)		SSRCG = 0, SAMC<4:0> = 00010)	
SPIxSTAT (SPIx Status and Control)		12-Bit ADC Conversion (ASAM = 0, SSRC<2:0>	
SR (CPU STATUS)		SSRCG = 0)	
T1CON (Timer1 Control)		BOR and Master Clear Reset	
TRGCONx (PWMx Trigger Control)		CANx I/O	
, , , , , , , , , , , , , , , , , , , ,		External Clock	
TRIGx (PWMx Primary Trigger Compare Value TxCON (Timer2 and Timer4 Control)		High-Speed PWMx Characteristics	
TyCON (Timer3 and Timer5 Control)		High-Speed PWMx Fault	
• •		I/O Characteristics	354
UxMODE (UARTx Mode)		I2Cx Bus Data (Master Mode)	387
UxSTA (UARTx Status and Control)		I2Cx Bus Data (Slave Mode)	389
Resets		I2Cx Bus Start/Stop Bits (Master Mode)	387
Brown-out Reset (BOR)		I2Cx Bus Start/Stop Bits (Slave Mode)	389
Configuration Mismatch Reset (CM)		Input Capture x (ICx)	
Illegal Condition Reset (IOPUWR)		OCx/PWMx Characteristics	
Illegal Address Mode		Output Compare x (OCx) Characteristics	360
Illegal Opcode		Power-on Reset Characteristics	355
Security		SPI1 Master Mode (Full-Duplex, CKE = 0,	
Uninitialized W Register		CKP = x, SMP = 1)	377
Master Clear Pin Reset (MCLR)		SPI1 Master Mode (Full-Duplex, CKE = 1,	
Master Reset Signal (SYSRST)		CKP = x, SMP = 1)	376
Power-on Reset (POR)		SPI1 Master Mode (Half-Duplex,	
RESET Instruction (SWR)		Transmit Only, CKE = 0)	374
Trap Conflict Reset (TRAPR)		SPI1 Master Mode (Half-Duplex,	
Watchdog Timer Time-out Reset (WDTO)		Transmit Only, CKE = 1)	375
Revision History	485	SPI1 Slave Mode (Full-Duplex, CKE = 0,	
S		CKP = 0, SMP = 0)	385
	000	SPI1 Slave Mode (Full-Duplex, CKE = 0,	
SENTx Protocol Data Frames		CKP = 1, SMP = 0)	
Serial Peripheral Interface (SPI)	221	SPI1 Slave Mode (Full-Duplex, CKE = 1,	
Serial Peripheral Interface. See SPI.		CKP = 0, SMP = 0)	379
Single-Edge Nibble Transmission (SENT)		SPI1 Slave Mode (Full-Duplex, CKE = 1,	
Receive Mode		CKP = 1, SMP = 0)	381
Transmit Mode	239	SPI2 Master Mode (Full-Duplex, CKE = 0,	
Single-Edge Nibble Transmission for		CKP = x, SMP = 1)	365
Automotive Applications	237	SPI2 Master Mode (Full-Duplex, CKE = 1,	
Single-Edge Nibble Transmission. See SENT.		CKP = x, SMP = 1)	364
Software Simulator		SPI2 Master Mode (Half-Duplex,	00
MPLAB X SIM		Transmit Only, CKE = 0)	362
Software Stack Pointer (SSP)		SPI2 Master Mode (Half-Duplex,	002
Special Features of the CPU	317	Transmit Only, CKE = 1)	363
SPI		SPI2 Slave Mode (Full-Duplex, CKE = 0,	000
Control Registers	224	CKP = 0, SMP = 0)	373
Helpful Tips	223	SPI2 Slave Mode (Full-Duplex, CKE = 0,	312
		CKP = 1, SMP = 0)	370
		Ora - 1, Olvii - 0)	570

NOTES:				