

Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	dsPIC
Core Size	16-Bit
Speed	70 MIPs
Connectivity	I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, DMA, Motor Control PWM, POR, PWM, WDT
Number of I/O	53
Program Memory Size	32KB (11K x 24)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	A/D 36x10/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-TQFP
Supplier Device Package	64-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/dspic33ev32gm006t-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## REGISTER 3-2: CORCON: CORE CONTROL REGISTER (CONTINUED)

bit 3

IPL3: CPU Interrupt Priority Level Status bit 3<sup>(2)</sup>

1 = CPU Interrupt Priority Level is greater than 7

0 = CPU Interrupt Priority Level is 7 or less

bit 2 SFA: Stack Frame Active Status bit

1 = Stack frame is active; W14 and W15 address 0x0000 to 0xFFFF, regardless of DSRPAG and

DSWPAG values

0 = Stack frame is not active; W14 and W15 address of EDS or Base Data Space

bit 1 RND: Rounding Mode Select bit

1 = Biased (conventional) rounding is enabled
 0 = Unbiased (convergent) rounding is enabled
 IF: Integer or Fractional Multiplier Mode Select bit

1 = Integer mode is enabled for DSP multiply0 = Fractional mode is enabled for DSP multiply

Note 1: This bit is always read as '0'.

bit 0

2: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU Interrupt Priority Level.

### 4.0 MEMORY ORGANIZATION

Note:

This data sheet summarizes the features of the dsPIC33EVXXXGM00X/10X family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "dsPIC33E/PIC24E Program Memory" (DS70000613) in the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).

The dsPIC33EVXXXGM00X/10X family architecture features separate program and data memory spaces and buses. This architecture also allows the direct access of program memory from the Data Space (DS) during code execution.


### 4.1 Program Address Space


The program address memory space of the dsPIC33EVXXXGM00X/10X family devices is 4M instructions. The space is addressable by a 24-bit value derived either from the 23-bit PC, during program execution or from table operation, or from DS remapping, as described in **Section 4.7 "Interfacing Program and Data Memory Spaces"**.

User application access to the program memory space is restricted to the lower half of the address range (0x000000 to 0x02ABFF). The exception is the use of the TBLRD operations, which use TBLPAG<7> to read Device ID sections of the configuration memory space and the TBLWT operations, which are used to set up the write latches located in configuration memory space.

The program memory maps, which are presented by the device family and memory size, are shown in Figure 4-1 through Figure 4-4.

FIGURE 4-1: PROGRAM MEMORY MAP FOR dsPIC33EV32GM00X/10X DEVICES<sup>(1)</sup>





## TABLE 4-3: INPUT CAPTURE 1 THROUGH INPUT CAPTURE 4 REGISTER MAP

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
IC1CON1	0140	_	_	ICSIDL	ICTSEL2	ICTSEL1	ICTSEL0	_	1	1	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0	0000
IC1CON2	0142	_	_	_	_	_	_	_	IC32	ICTRIG	TRIGSTAT	-	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000D
IC1BUF	0144								Inp	ut Capture	1 Buffer Regi	ster						xxxx
IC1TMR	0146								Inp	ut Capture	1 Timer Regi	ster						0000
IC2CON1	0148	_	_	ICSIDL	ICTSEL2	ICTSEL1	ICTSEL0	_	-	_	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0	0000
IC2CON2	014A	_	_	_	_	_	_	_	IC32	ICTRIG	TRIGSTAT	_	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000D
IC2BUF	014C														xxxx			
IC2TMR	014E								Inp	ut Capture	2 Timer Regi	ster						0000
IC3CON1	0150	_		ICSIDL	ICTSEL2	ICTSEL1	ICTSEL0	_	I	ı	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0	0000
IC3CON2	0152	_	_	_	_	_	_	_	IC32	ICTRIG	TRIGSTAT	_	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000D
IC3BUF	0154								Inp	ut Capture :	3 Buffer Regi	ster						xxxx
IC3TMR	0156								Inp	ut Capture	3 Timer Regi	ster						0000
IC4CON1	0158	_	_	ICSIDL	ICTSEL2	ICTSEL1	ICTSEL0	_	-	_	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0	0000
IC4CON2	015A	_	_	_	_	_	_	_	IC32	ICTRIG	TRIGSTAT	_	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0	000D
IC4BUF	015C								Inp	ut Capture 4	4 Buffer Regi	ster						xxxx
IC4TMR	015E	·	•	•		•			Inp	ut Capture	4 Timer Regi	ster	•					0000

**Legend:** x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

# TABLE 4-4: I2C1 REGISTER MAP

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
I2C1CON1	0200	I2CEN	_	I2CSIDL	SCLREL	STRICT	A10M	DISSLW	SMEN	GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	1000
I2C1CON2	0202	_	_	_	_	_	_	_	_	_	PCIE	SCIE	BOEN	SDAHT	SBCDE	AHEN	DHEN	1000
I2C1STAT	0204	ACKSTAT	TRSTAT	ACKTIM	_	_	BCL	GCSTAT	ADD10	IWCOL	I2COV	D_A	Р	S	R_W	RBF	TBF	0000
I2C1ADD	0206	_	_	_	_	_	_					I2C1 Addre	ess Register	•				0000
I2C1MSK	0208	_	_	_	_	_	_				12	2C1 Address	Mask Regis	ster				0000
I2C1BRG	020A							E	Baud Rate	Generator F	Register							0000
I2C1TRN	020C	_	-	_	_	_	_								00FF			
I2C1RCV	020E	_	_	_	_	_	_	_	-				I2C1 Recei	ve Register				0000

**Legend:** — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
C1RXF11SID	046C	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	SID2	SID1	SID0	_	EXIDE	_	EID17	EID16	xxxx
C1RXF11EID	046E								E	EID<15:0>								xxxx
C1RXF12SID	0470	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	SID2	SID1	SID0	_	EXIDE	_	EID17	EID16	xxxx
C1RXF12EID	0472								E	EID<15:0>								xxxx
C1RXF13SID	0474	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	SID2	SID1	SID0	_	EXIDE	_	EID17	EID16	xxxx
C1RXF13EID	0476								E	EID<15:0>								xxxx
C1RXF14SID	0478	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	SID2	SID1	SID0	_	EXIDE	_	EID17	EID16	xxxx
C1RXF14EID	047A								E	EID<15:0>								xxxx
C1RXF15SID	047C	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	SID2	SID1	SID0	_	EXIDE	_	EID17	EID16	xxxx
C1RXF15EID	047E								E	EID<15:0>								xxxx

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

# TABLE 4-12: SENT1 RECEIVER REGISTER MAP

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
SENT1CON1	0500	SNTEN	_	SNTSIDL	_	RCVEN	TXM	TXPOL	CRCEN	PPP	SPCEN	_	PS	_	NIBCNT2	NIBCNT1	NIBCNT0	0000
SENT1CON2	0504		TICKTIME<15:0> (Transmit modes) or SYNCMAX<15:0> (Receive mode)  FF									FFFF						
SENT1CON3	0508											FFFF						
SENT1STAT	050C	ı	_	_	ı	_	ı	_	_	PAUSE	NIB2	NIB1	NIB0	CRCERR	FRMERR	RXIDLE	SYNCTXEN	0000
SENT1SYNC	0510						Synchi	ronization	Time Perio	d Registe	r (Transmit	mode)						0000
SENT1DATL	0514		DATA	4<3:0>			DATA5	<3:0>			DATA	6<3:0>			CRO	C<3:0>		0000
SENT1DATH	0516		STAT	<3:0>			DATA1	<3:0>			DATA2	2<3:0>			DATA	A3<3:0>		0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

### TABLE 4-13: SENT2 RECEIVER REGISTER MAP

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
SENT2CON1	0520	SNTEN	1	SNTSIDL	1	RCVEN	TXM	TXPOL	CRCEN	PPP	SPCEN	-	PS	_	NIBCNT2	NIBCNT1	NIBCNT0	0000
SENT2CON2	0524										FFFF							
SENT2CON3	0528										FFFF							
SENT2STAT	052C	1	1	_	-	-	-	_	_	PAUSE	NIB2	NIB1	NIB0	CRCERR	FRMERR	RXIDLE	SYNCTXEN	0000
SENT2SYNC	0530						Synchi	ronization	Time Perio	d Registe	r (Transmit	mode)						0000
SENT2DATL	0534		DATA4	4<3:0>			DATA5	<3:0>			DATA	6<3:0>			CRO	C<3:0>		0000
SENT2DATH	0536	•	STAT	<3:0>	•		DATA1	<3:0>	·	•	DATA2	2<3:0>			DATA	\3<3:0>		0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

### TABLE 4-31: PORTA REGISTER MAP FOR dsPIC33EVXXXGMX06 DEVICES

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	AII Resets
TRISA	0E00	_					TRISA<	12:7>			_	_	TRISA4	_	_	TRISA	<1:0>	1F93
PORTA	0E02	-	_	_		RA<12:7> LATA<12:7>					_	_	RA4	_	_	RA<	1:0>	0000
LATA	0E04	_	-	ı			LATA<1	2:7>			_	_	LATA4	_	_	LATA	<1:0>	0000
ODCA	0E06	_	-	ı			ODCA<1	12:7>			_	_	ODCA4	_	_	ODCA	<1:0>	0000
CNENA	0E08		1	ı		ODCA<12:7> CNIEA<12:7>					_	_	CNIEA4	_	_	CNIE	·<1:0>	0000
CNPUA	0E0A		-	ı			CNPUA<	12:7>			_	_	CNPUA4	_	_	CNPU	A<1:0>	0000
CNPDA	0E0C		-	ı			CNPDA<	12:7>			_	_	CNPDA4	_	_	CNPD	A<1:0>	0000
ANSELA	0E0E		-	ı		ANSA<	:12:9>		I	ANSA7	_	_	ANSA4	_	_	ANSA	<1:0>	1E93
SR1A	0E10		-	ı	ı	ı	ı	SR1A9	I	_	_	_	SR1A4	_	_	1	ı	0000
SR0A	0E12	_	_	_	_	_	_	SR0A9	_	_	_	_	SR0A4	_	_	_	_	0000

dsPIC33EVXXXGM00X/10X FAMILY

**Legend:** — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

# TABLE 4-32: PORTA REGISTER MAP FOR dsPIC33EVXXXGMX04 DEVICES

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	AII Resets
TRISA	0E00	_	_	_	_	_		TRISA	:10:7>		_	_			TRISA<4:0	>		DF9F
PORTA	0E02	_	_	_	-	-	RA<10:7>				_	_			RA<4:0>			0000
LATA	0E04	_	_	_	-	-	LATA<10:7>				_	_			LATA<4:0>	•		0000
ODCA	0E06	_	_	_	-	-	DDCA<10:7>				_	_			ODCA<4:0	>		0000
CNENA	0E08	_	_	_	-	-		CNIEA	<10:7>		_	_		(	CNIEA<4:0	>		0000
CNPUA	0E0A	_	_	_	-	-		CNPUA	<10:7>		_	_		C	CNPUA<4:0	<b> &gt;</b>		0000
CNPDA	0E0C	_	_	_	-	-		CNPDA	<10:7>		_	_		C	CNPDA<4:0	<b> &gt;</b>		0000
ANSELA	0E0E	_	_	_	-	-				ANSA7	_	_	ANSA4	_		ANSA<2:0>	•	1813
SR1A	0E10	-	_	ı	ı	-	ı	SR1A9	-	-	1	_	SR1A4	1	_	_	-	0000
SR0A	0E12	_	_	_	_	_	_	SR0A9	_	_	_	_	SR0A4	_	_	_	_	0000

**Legend:** — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

#### 5.0 FLASH PROGRAM MEMORY

Note 1: This data sheet summarizes features of the dsPIC33EVXXXGM00X/ 10X family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Flash Programming" (DS70609) in the "dsPIC33/ PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).

> 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33EVXXXGM00X/10X family devices contain internal Flash program memory for storing and executing application code. The memory is readable, writable and erasable during normal operation over the entire VDD range.

The Flash memory can be programmed in the following three ways:

- In-Circuit Serial Programming™ (ICSP™)
- Run-Time Self-Programming (RTSP)
- · Enhanced In-Circuit Serial Programming (Enhanced ICSP)

ICSP allows for a dsPIC33EVXXXGM00X/10X family device to be serially programmed while in the end application circuit. This is done with two lines for programming clock and programming data (PGECx/ PGEDx) lines, and three other lines for power (VDD), ground (Vss) and Master Clear (MCLR). This allows customers to manufacture boards with unprogrammed

devices and then program the device just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

Enhanced ICSP uses an on-board bootloader, known as the Program Executive (PE), to manage the programming process. Using an SPI data frame format, the Program Executive can erase, program and verify program memory. For more information on Enhanced ICSP, refer to the specific device programming specification.


RTSP is accomplished using the TBLRD (Table Read) and TBLWT (Table Write) instructions. With RTSP, the user application can write program memory data as a double program memory word, a row of 64 instructions (192 bytes) and erase program memory in blocks of 512 instruction words (1536 bytes) at a time.

### 5.1 **Table Instructions and Flash Programming**

The Flash memory read and the double-word programming operations make use of the TBLRD and TBLWT instructions, respectively. These allow direct read and write access to the program memory space from the data memory while the device is in normal operating mode. The 24-bit target address in the program memory is formed using bits<7:0> of the TBLPAG register and the Effective Address (EA) from a W register, specified in the table instruction, as shown in Figure 5-1.

The TBLRDL and the TBLWTL instructions are used to read or write to bits<15:0> of the program memory. TBLRDL and TBLWTL can access program memory in both Word and Byte modes.

The TBLRDH and TBLWTH instructions are used to read or write to bits<23:16> of the program memory. TBLRDH and TBLWTH can also access program memory in Word or Byte mode.



### RCON: RESET CONTROL REGISTER<sup>(1)</sup> **REGISTER 6-1:**

R/W-0	R/W-0	U-0	U-0	R/W-0	U-0	R/W-0	R/W-0
TRAPR	IOPUWR	_	_	VREGSF	_	CM	VREGS
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-1
EXTR	SWR	SWDTEN <sup>(2)</sup>	WDTO	SLEEP	IDLE	BOR	POR
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15 TRAPR: Trap Reset Flag bit

> 1 = A Trap Conflict Reset has occurred 0 = A Trap Conflict Reset has not occurred

bit 14 IOPUWR: Illegal Opcode or Uninitialized W Register Access Reset Flag bit

1 = An Illegal Opcode detection or an Illegal Address mode, or Uninitialized W register used as an

Address Pointer caused a Reset

0 = An Illegal Opcode Reset or Uninitialized W Register Reset has not occurred

bit 13-12 Unimplemented: Read as '0'

bit 11 VREGSF: Flash Voltage Regulator Standby During Sleep bit

1 = Flash voltage regulator is active during Sleep mode

0 = Flash voltage regulator goes into Standby mode during Sleep mode

bit 10 Unimplemented: Read as '0'

bit 9 CM: Configuration Mismatch Flag bit

> 1 = A Configuration Mismatch Reset has occurred. 0 = A Configuration Mismatch Reset has not occurred

bit 8 VREGS: Voltage Regulator Standby During Sleep bit

1 = Voltage regulator is active during Sleep

0 = Voltage regulator goes into Standby mode during Sleep

bit 7 EXTR: External Reset (MCLR) Pin bit

> 1 = A Master Clear (pin) Reset has occurred 0 = A Master Clear (pin) Reset has not occurred

bit 6 **SWR:** Software RESET (Instruction) Flag bit

> 1 = A RESET instruction has been executed 0 = A RESET instruction has not been executed

**SWDTEN:** Software Enable/Disable of WDT bit(2) bit 5

> 1 = WDT is enabled 0 = WDT is disabled

bit 4 WDTO: Watchdog Timer Time-out Flag bit

> 1 = WDT time-out has occurred 0 = WDT time-out has not occurred

Note 1: All of the Reset status bits can be set or cleared in software. Setting one of these bits in software does not cause a device Reset.

2: If the FWDTEN<1:0> Configuration bits are '11' (unprogrammed), the WDT is always enabled, regardless of the SWDTEN bit setting.

### REGISTER 7-7: INTTREG: INTERRUPT CONTROL AND STATUS REGISTER

U-0	U-0	U-0	U-0	U-0	R-0	R-0	R-0
_	_		_	1	ILR3	ILR2	ILR1
bit 15							bit 8

| R-0     |
|---------|---------|---------|---------|---------|---------|---------|---------|
| VECNUM7 | VECNUM6 | VECNUM5 | VECNUM4 | VECNUM3 | VECNUM2 | VECNUM1 | VECNUM0 |
| bit 7   |         |         |         |         |         |         | bit 0   |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15-11 **Unimplemented:** Read as '0'

bit 10-8 ILR<3:0>: New CPU Interrupt Priority Level bits

1111 = CPU Interrupt Priority Level is 15

•

•

0001 = CPU Interrupt Priority Level is 1 0000 = CPU Interrupt Priority Level is 0

bit 7-0 **VECNUM<7:0>:** Vector Number of Pending Interrupt bits

11111111 = 255, Reserved; do not use

•

•

00001001 = 9, Input Capture 1 (IC1)

00001000 = 8, External Interrupt 0 (INT0)

00000111 = 7, Reserved; do not use

00000110 = 6, Generic soft error trap

00000101 = 5, DMAC error trap

00000100 = 4, Math error trap

00000011 = 3, Stack error trap

00000010 **= 2**, Generic hard trap

00000001 = 1, Address error trap

00000000 = 0, Oscillator fail trap

### REGISTER 8-1: DMAxCON: DMA CHANNEL x CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0
CHEN	SIZE	DIR	HALF	NULLW	_	_	_
bit 15							bit 8

U-0	U-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0
_	_	AMODE1	AMODE0	_	_	MODE1	MODE0
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15 CHEN: DMA Channel Enable bit

1 = Channel is enabled0 = Channel is disabled

bit 14 SIZE: DMA Data Transfer Size bit

1 = Byte0 = Word

bit 13 DIR: DMA Transfer Direction bit (source/destination bus select)

1 = Reads from RAM address, writes to peripheral address 0 = Reads from peripheral address, writes to RAM address

bit 12 HALF: DMA Block Transfer Interrupt Select bit

1 = Initiates interrupt when half of the data has been moved 0 = Initiates interrupt when all of the data has been moved

bit 11 NULLW: Null Data Peripheral Write Mode Select bit

1 = Null data write to peripheral in addition to RAM write (DIR bit must also be clear)

0 = Normal operation

bit 10-6 **Unimplemented:** Read as '0'

bit 5-4 AMODE<1:0>: DMA Channel Addressing Mode Select bits

11 = Reserved

10 = Peripheral Indirect mode

01 = Register Indirect without Post-Increment mode00 = Register Indirect with Post-Increment mode

bit 3-2 Unimplemented: Read as '0'

bit 1-0 MODE<1:0>: DMA Channel Operating Mode Select bits

11 = One-Shot Ping-Pong modes are enabled (one block transfer from/to each DMA buffer)

10 = Continuous Ping-Pong modes are enabled

01 = One-Shot Ping-Pong modes are disabled

00 = Continuous Ping-Pong modes are disabled

# REGISTER 10-5: PMD6: PERIPHERAL MODULE DISABLE CONTROL REGISTER 6

U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
_	_	_	_	_	PWM3MD	PWM2MD	PWM1MD
bit 15							bit 8

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	_	_	_	_	_	_	_
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15-11 **Unimplemented:** Read as '0'

bit 10-8 **PWM3MD:PWM1MD:** PWMx (x = 1-3) Module Disable bit

1 = PWMx module is disabled 0 = PWMx module is enabled

bit 7-0 **Unimplemented:** Read as '0'

# 19.0 INTER-INTEGRATED CIRCUIT (I<sup>2</sup>C)

Note 1: This data sheet summarizes the features of the dsPIC33EVXXXGM00X/10X family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to "Inter-Integrated Circuit™ (I²C™)" (DS70000195) in the "dsPIC33/PIC24 Family Reference Manual", which is available from the Microchip web site (www.microchip.com).

2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33EVXXXGM00X/10X family of devices contains one Inter-Integrated Circuit (I<sup>2</sup>C) module, I2C1.

The I<sup>2</sup>C module provides complete hardware support for both Slave and Multi-Master modes of the I<sup>2</sup>C serial communication standard, with a 16-bit interface.

The I<sup>2</sup>C module has the following 2-pin interface:

- The SCLx pin is clock.
- · The SDAx pin is data.

The I<sup>2</sup>C module offers the following key features:

- I<sup>2</sup>C Interface Supporting Both Master and Slave modes of Operation
- I<sup>2</sup>C Slave mode Supports 7 and 10-Bit Addressing
- I<sup>2</sup>C Master mode Supports 7 and 10-Bit Addressing
- I<sup>2</sup>C Port allows Bidirectional Transfers between Master and Slaves
- Serial Clock Synchronization for I<sup>2</sup>C Port can be used as a Handshake Mechanism to Suspend and Resume Serial Transfer (SCLREL control)
- I<sup>2</sup>C Supports Multi-Master Operation, Detects Bus Collision and Arbitrates Accordingly
- · Support for Address Bit Masking up to Lower 7 Bits
- I<sup>2</sup>C Slave Enhancements:
  - SDAx hold time selection of SMBus (300 ns or 150 ns)
  - Start/Stop bit interrupt enables

Figure 19-1 shows a block diagram of the I<sup>2</sup>C module.

# 19.1 I<sup>2</sup>C Baud Rate Generator

The Baud Rate Generator (BRG) used for I<sup>2</sup>C mode operation is used to set the SCL clock frequency for 100 kHz, 400 kHz and 1 MHz. The BRG reload value is contained in the I2CxBRG register. The BRG will automatically begin counting on a write to the I2CxTRN register.

Equation 19-1 and Equation 19-2 provide the BRG reload formula and FScL frequency, respectively.

### **EQUATION 19-1: BRG FORMULA**

$$I2CxBRG = \left(\left(\frac{1}{FSCL} - Delay\right) \times \frac{FCY}{2}\right) - 2$$

Where:

Delay varies from 110 ns to 130 ns.

### **EQUATION 19-2:** FSCL FREQUENCY

FSCL = FCY/((I2CxBRG + 2) \* 2)

### REGISTER 22-6: CXINTF: CANX INTERRUPT FLAG REGISTER

U-0	U-0	R-0	R-0	R-0	R-0	R-0	R-0
_	_	TXBO	TXBP	RXBP	TXWAR	RXWAR	EWARN
bit 15							bit 8

R/C-0	R/C-0	R/C-0	U-0	R/C-0	R/C-0	R/C-0	R/C-0
IVRIF	WAKIF	ERRIF	_	FIFOIF	RBOVIF	RBIF	TBIF
bit 7							bit 0

Legend: C = Writable bit, but only '0' can be written to clear the bit

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15-14 Unimplemented: Read as '0' bit 13 TXBO: Transmitter in Error State Bus Off bit 1 = Transmitter is in Bus Off state 0 = Transmitter is not in Bus Off state bit 12 TXBP: Transmitter in Error State Bus Passive bit 1 = Transmitter is in Bus Passive state 0 = Transmitter is not in Bus Passive state bit 11 **RXBP:** Receiver in Error State Bus Passive bit 1 = Receiver is in Bus Passive state 0 = Receiver is not in Bus Passive state bit 10 **TXWAR:** Transmitter in Error State Warning bit

1 = Transmitter in Error Warning state
0 = Transmitter is not in Error Warning state
bit 9

RXWAR: Receiver in Error State Warning bit
1 = Receiver is in Error Warning state

1 = Receiver is in Error Warning state
0 = Receiver is not in Error Warning state
EWARN: Transmitter or Receiver in Error State Warning bit

bit 8 **EWARN:** Transmitter or Receiver in Error State Warning I

1 = Transmitter or receiver is in Error Warning state

0 = Transmitter or receiver is not in Error Warning state

bit 7 **IVRIF:** Invalid Message Interrupt Flag bit

1 = Interrupt request has occurred

0 = Interrupt request has not occurred

bit 6 WAKIF: Bus Wake-up Activity Interrupt Flag bit

1 = Interrupt request has occurred0 = Interrupt request has not occurred

bit 5 ERRIF: Error Interrupt Flag bit (multiple sources in CxINTF<13:8> register)

1 = Interrupt request has occurred0 = Interrupt request has not occurred

bit 4 **Unimplemented:** Read as '0'

bit 3 FIFOIF: FIFO Almost Full Interrupt Flag bit

1 = Interrupt request has occurred0 = Interrupt request has not occurred

bit 2 RBOVIF: RX Buffer Overflow Interrupt Flag bit

1 = Interrupt request has occurred0 = Interrupt request has not occurred

TABLE 27-2: dsPIC33EVXXXGM00X/10X CONFIGURATION BITS DESCRIPTION

Bit Field	Register	Description
BWRP	FSEC	Boot Segment Write-Protect bit  1 = User program memory is not write-protected  0 = User program memory is write-protected
BSS<1:0>	FSEC	Boot Segment Code Flash Protection Level bits $11 = \text{No protection}$ (other than BWRP write protection) $10 = \text{Standard security}$ $0x = \text{High security}$
BSEN	FSEC	Boot Segment Control bit 1 = No Boot Segment 0 = Boot Segment size is determined by BSLIM<12:0>
GWRP	FSEC	General Segment Write-Protect bit  1 = User program memory is not write-protected  0 = User program memory is write-protected
GSS<1:0>	FSEC	General Segment Code Flash Protection Level bits  11 = No protection (other than GWRP write protection)  10 = Standard security  0x = High security
CWRP	FSEC	Configuration Segment Write-Protect bit  1 = Configuration Segment is not write-protected  0 = Configuration Segment is write-protected
CSS<2:0>	FSEC	Configuration Segment Code Flash Protection Level bits  111 = No protection (other than CWRP write protection)  110 = Standard security  10x = Enhanced security  0xx = High security
AIVTDIS	FSEC	Alternate Interrupt Vector Table Disable bit 1 = Disables AIVT 0 = Enables AIVT
BSLIM<12:0>	FBSLIM	Boot Segment Code Flash Page Address Limit bits Contains the page address of the first active General Segment page. The value to be programmed is the inverted page address, such that programming additional '0's can only increase the Boot Segment size. For example, 0x1FFD = 2 pages or 1024 instruction words.
FNOSC<2:0>	FOSCSEL	Initial Oscillator Source Selection bits  111 = Internal Fast RC (FRC) Oscillator with Postscaler  110 = Internal Fast RC (FRC) Oscillator with Divide-by-16  101 = LPRC Oscillator  100 = Reserved  011 = Primary (XT, HS, EC) Oscillator with PLL  010 = Primary (XT, HS, EC) Oscillator  001 = Internal Fast RC (FRC) Oscillator with PLL  000 = FRC Oscillator
ĪĒSO	FOSCSEL	Two-Speed Oscillator Start-up Enable bit  1 = Starts up device with FRC, then automatically switches to the user-selected oscillator source when ready  0 = Starts up device with user-selected oscillator source
POSCMD<1:0>	FOSC	Primary Oscillator Mode Select bits  11 = Primary Oscillator is disabled  10 = HS Crystal Oscillator mode  01 = XT Crystal Oscillator mode  00 = EC (External Clock) mode

TABLE 30-11: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS

DC CHARACTERISTICS			Standard Operating Conditions: 4.5V to 5.5V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ for Extended						
Param.	Symbol	Characteristic	Min. <sup>(1)</sup> Typ. Max. Units Conditions						
DO16	VOL	Output Low Voltage 4x Sink Driver Pins <sup>(2)</sup>	_	_	0.4	V	IOL = 8.8 mA, VDD = 5.0V		
DO10	Vol	Output Low Voltage 8x Sink Driver Pins <sup>(3)</sup>	_	_	0.4	V	IOL = 10.8 mA, VDD = 5.0V		
DO26	Vон	Output High Voltage 4x Sink Driver Pins <sup>(2)</sup>	VDD - 0.6	_	_	٧	IOH = -8.3 mA, VDD = 5.0V		
DO20	Vон	Output High Voltage 8x Sink Driver Pins	VDD - 0.6	_	_	V	IOH = -12.3 mA, VDD = 5.0V		

- Note 1: Parameters are characterized, but not tested.
  - 2: Includes all I/O pins that are not 8x sink driver pins (see below).
  - 3: Includes pins, such as RA3, RA4 and RB<15:10> for 28-pin devices, RA3, RA4, RA9 and RB<15:10> for 44-pin devices and RA4, RA7, RA9, RB<15:10> and RC15 for 64-pin devices.

### TABLE 30-12: ELECTRICAL CHARACTERISTICS: BOR

DC CHARACTERISTICS			Standard Operating Conditions: 4.5V to 5.5V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ for Extended					
Param No.	Symbol	Characteristic	Min. <sup>(1)</sup>	Тур.	Max.	Units	Conditions	
BO10	VBOR	BOR Event on VDD Transition High-to-Low	4.15	4.285	4.4	V	VDD (see Note 2, Note 3 and Note 4)	

- **Note 1:** Parameters are for design guidance only and are not tested in manufacturing.
  - 2: The VBOR specification is relative to the VDD.
  - **3:** The device is functional at VBORMIN < VDD < VDDMIN. Analog modules: ADC, op amp/comparator and comparator voltage reference will have degraded performance. Device functionality is tested but not characterized.
  - 4: The start-up VDD must rise above 4.6V.

TABLE 30-22: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING REQUIREMENTS

AC CHARACTERISTICS			(unles	Standard Operating Conditions: 4.5V to 5.5V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ for Extended					
Param No.	Symbol	Characteristic <sup>(1)</sup>	Min.	Typ. <sup>(2)</sup>	Max.	Units	Conditions		
SY00	Tpu	Power-up Period	_	400	600	μs			
SY10	Тоѕт	Oscillator Start-up Time	_	1024 Tos C	_	_	Tosc = OSC1 period		
SY11	TPWRT	Power-up Timer Period	_	1	_	ms	Using LPRC parameters indicated in F21a/F21b (see Table 30-20)		
SY12	TWDT	Watchdog Timer Time-out Period	0.8	1	1.2	ms	WDTPRE = 0, WDTPS<3:0> = 0000, using LPRC tolerances indicated in F21a/F21b (see Table 30-20) at +85°C		
			3.2	1	4.8	ms	WDTPRE = 1, WDTPS<3:0> = 0000, using LPRC tolerances indicated in F21a/F21b (see Table 30-20) at +85°C		
SY13	Tioz	I/O High-Impedance from MCLR Low or Watchdog Timer Reset	0.68	0.72	1.2	μs			
SY20	TMCLR	MCLR Pulse Width (low)	2	_	_	μs			
SY30	TBOR	BOR Pulse Width (low)	1	_	_	ms			
SY35	TFSCM	Fail-Safe Clock Monitor Delay	_	500	900	μs	-40°C to +85°C		
SY36	TVREG	Voltage Regulator Standby-to-Active mode Transition Time	_		30	μs			
SY37	Toscdfrc	FRC Oscillator Start-up Delay	46	48	54	μs			
SY38	Toscolprc	LPRC Oscillator Start-up Delay	_	_	70	μs			

**Note 1:** These parameters are characterized but not tested in manufacturing.

<sup>2:</sup> Data in "Typ." column is at 5.0V, +25°C unless otherwise stated.

TABLE 31-9: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS

DC CHARACTERISTICS			Standard Operating Conditions: 4.5V to 5.5V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{Ta} \le +150^{\circ}\text{C}$ for High Temperature					
Param No.	Symbol	Characteristic	Min. <sup>(1)</sup>	Тур.	Max.	Units	Conditions	
HDO16	Vol	Output Low Voltage 4x Sink Driver Pins <sup>(2)</sup>	_	_	0.4	V	IOL = 8.8 mA, VDD = 5.0V	
HDO10	Vol	Output Low Voltage 8x Sink Driver Pins <sup>(3)</sup>	_	_	0.4	V	IOL = 10.8 mA, VDD = 5.0V	
HDO26	Vон	Output High Voltage 4x Sink Driver Pins <sup>(2)</sup>	VDD - 0.6	_	_	V	IOH = -8.3 mA, VDD = 5.0V	
HDO20	Vон	Output High Voltage 8x Sink Driver Pins	VDD - 0.6	_	_	٧	IOH = -12.3 mA, VDD = 5.0V	

- Note 1: Parameters are characterized but not tested.
  - 2: Includes all I/O pins that are not 8x sink driver pins (see below).
  - 3: Includes the pins, such as RA3, RA4 and RB<15:10> for 28-pin devices, RA3, RA4, RA9 and RB<15:10> for 44-pin devices, and RA4, RA7, RA9, RB<15:10> and RC15 for 64-pin devices.

### TABLE 31-10: ELECTRICAL CHARACTERISTICS: BOR

DC CHA	RACTERI	Standard Operating Conditions: 4.5V to 5.5V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{Ta} \le +150^{\circ}\text{C}$ for High Temperature						
Param No.	Symbol	Characteristic	Min. <sup>(1)</sup> Typ. Max. Units Conditions					
HBO10	VBOR	BOR Event on VDD Transition High-to-Low	4.15	4.285	4.4	V	VDD (see Note 2, Note 3 and Note 4)	

- Note 1: Parameters are for design guidance only and are not tested in manufacturing.
  - 2: The VBOR specification is relative to the VDD.
  - **3:** The device is functional at VBORMIN < VDD < VDDMIN. Analog modules: ADC, op amp/comparator and comparator voltage reference will have degraded performance. Device functionality is tested but is not characterized.
  - 4: The start-up VDD must rise above 4.6V.

# TABLE 31-11: DC CHARACTERISTICS: PROGRAM MEMORY

DC CHA	RACTERI	STICS	Standard Operating Conditions: 4.5V to 5.5V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{Ta} \le +150^{\circ}\text{C}$ for High Temperature						
Param No.	Symbol	Characteristic <sup>(1)</sup>	Min.	Тур.	Max.	Units	Conditions		
		Program Flash Memory							
HD130	EP	Cell Endurance	10,000		_	E/W	-40°C to +150°C <sup>(2)</sup>		
HD134	TRETD	Characteristic Retention	20	_	_	Year	1000 E/W cycles or less and no other specifications are violated		

- Note 1: These parameters are assured by design, but are not characterized or tested in manufacturing.
  - 2: Programming of the Flash memory is allowed up to +150°C.

### **TABLE 31-16: CTMU CURRENT SOURCE SPECIFICATIONS**

DC CHARACT	ERISTICS	Standard Operating Conditions: 4.5V to 5.5V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +150^{\circ}\text{C}$											
Param No.	Symbol	Characteristic <sup>(1)</sup>	Min.	Тур.	Max.	Units	Conditions						
CTMU Current Source													
HCTMUI1	IOUT1	Base Range	_	550	_	nA	CTMUICON<9.8> = 01						
HCTMUI2	IOUT2	10x Range	_	5.5	_	μΑ	CTMUICON<9.8> = 10						
HCTMUI3	Іоит3	100x Range	_	55	_	μΑ	CTMUICON<9.8> = 11						
HCTMUI0	Iout4	1000x Range	_	550	_	μΑ	CTMUICON<9.8> = 00						
HCTMUFV1	VF	Temperature Diode Forward Voltage <sup>(2)</sup>	_	0.525	_	V	TA = +25°C, CTMUICON<9.8> = 01						
			_	0.585	_	V	TA = +25°C, CTMUICON<9.8> = 10						
			_	0.645	_	V	TA = +25°C, CTMUICON<9.8> = 11						


Note 1: Normal value at center point of current trim range (CTMUICON<15:10> = 000000).

- 2: Parameters are characterized but not tested in manufacturing. Measurements are taken with the following conditions:
  - VREF = AVDD = 5.0V
  - ADC module configured for 10-bit mode
  - ADC module configured for conversion speed of 500 ksps
  - All PMDx bits are cleared (PMDx = 0)
  - CPU executing
    while(1)
    {
    NOP();
    }

· Device operating from the FRC with no PLL


# 32.9 Voltage Input Low (VIL) - Voltage Input High (VIH)

FIGURE 32-29: TYPICAL VIH/VIL vs. TEMPERATURE (GENERAL PURPOSE I/Os)




# 32.10 Voltage Output Low (VoL) - Voltage Output High (VoH)


FIGURE 32-30: TYPICAL VOH 8x DRIVER PINS vs. IOH (GENERAL PURPOSE I/Os, TEMPERATURES AS NOTED)




# 28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging







Microchip Technology Drawing C04-052C Sheet 1 of 2